

FIFO

SVA AND 3 PACKAGE

By:

**Mohammed Anwar
Abd allatif**

Under supervision of Eng. Kareem Waseem



Design has 6 bugs:

1. Reset signals overflow, wr_ack and underflow (data_out not to be included)
2. Unhandled 2 cases:
 - If a read and write enables were high and the FIFO was empty, only writing will take place.
 - If a read and write enables were high and the FIFO was full, only reading will take place.
3. underflow is sequential not combinational.
4. almostfull flag: FIFO_DEPTH-2 corrected to FIFO_DEPTH-1.
5. When successful write operation has occurred, overflow can't be high.

6. When successful read operation has occurred, underflow can't be high.

RTL DESIGN BEFORE BUGS :

```
D:\> Digital Verification diploma > Projects > FIFO.v
1 // Author: Kareem Waseem
2 // Course: Digital Verification using SV & UVM
3 //
4 //
5 // Description: FIFO Design
6 //
7 /////////////////////////////////
8 module FIFO(data_in, wr_en, rd_en, clk, rst_n, full, empty, almostfull, almostempty, wr_ack, overflow, underflow, data_out);
9 parameter FIFO_WIDTH = 16;
10 parameter FIFO_DEPTH = 8;
11 input [FIFO_WIDTH-1:0] data_in;
12 input clk, rst_n, wr_en, rd_en;
13 output reg [FIFO_WIDTH-1:0] data_out;
14 output reg wr_ack, overflow;
15 output full, empty, almostfull, almostempty, underflow;
16
17 localparam max_fifo_addr = $clog2(FIFO_DEPTH);
18
19 reg [FIFO_WIDTH-1:0] mem [FIFO_DEPTH-1:0];
20
21 reg [max_fifo_addr-1:0] wr_ptr, rd_ptr;
22 reg [max_fifo_addr:0] count;
23
24 always @(posedge clk or negedge rst_n) begin
25     if (!rst_n) begin
26         wr_ptr <= 0;
27     end
28     else if (wr_en && count < FIFO_DEPTH) begin
29         mem[wr_ptr] <= data_in;
30         wr_ack <= 1;
31         wr_ptr <= wr_ptr + 1;
32     end
33     else begin
34         wr_ack <= 0;
35         if (full & wr_en)
36             overflow <= 1;
37         else
38             overflow <= 0;
39     end
40 end
41
42 always @(posedge clk or negedge rst_n) begin
43     if (!rst_n) begin
44         rd_ptr <= 0;
45     end
46     else if (rd_en && count != 0) begin
47         data_out <= mem[rd_ptr];
48         rd_ptr <= rd_ptr + 1;
49     end
50 end
51
52 always @(posedge clk or negedge rst_n) begin
53     if (!rst_n) begin
54         count <= 0;
55     end
56     else begin
57         if ((wr_en, rd_en) == 2'b10) && !full)
58             count <= count + 1;
59         else if ((wr_en, rd_en) == 2'b01) && !empty)
60             count <= count - 1;
61     end
62 end
63
64 assign full = (count == FIFO_DEPTH)? 1 : 0;
65 assign empty = (count == 0)? 1 : 0;
66 assign underflow = (empty && rd_en)? 1 : 0;
67 assign almostfull = (count == FIFO_DEPTH-2)? 1 : 0;
68 assign almostempty = (count == 1)? 1 : 0;
69
70 endmodule
```

RTL DESIGN after bugs and interface :

```

1  module FIFO(FIFO_if.DUT if_obj);
2
3  // declaration of max. FIFO address
4  localparam max_fifo_addr = $clog2(if_obj.FIFO_DEPTH); // max_fifo_addr = 3
5
6  // declaration of Memory (FIFO)
7  reg [if_obj.FIFO_WIDTH-1:0] mem [if_obj.FIFO_DEPTH-1:0];
8
9  // Declaration of read & write pointers
10 reg [max_fifo_addr-1:0] wr_ptr, rd_ptr;
11 reg [max_fifo_addr:0] count; // extra bit to distinguish between full & empty flags & it represents the fill level of the FIFO
12
13 // always block specialized for writing operation
14 always @(posedge if_obj.clk or negedge if_obj.rst_n) begin
15   if (!if_obj.rst_n) begin
16     wr_ptr <= 0;
17     if_obj.overflow <= 0;
18     if_obj.wr_ack <= 0; // reset the sequential outputs as wr_ack , overflow
19   end
20   else if (if_obj.wr_en && count < if_obj.FIFO_DEPTH) begin
21     mem[wr_ptr] <- if_obj.data_in;
22     if_obj.wr_ack <= 1;
23     wr_ptr <- wr_ptr + 1;
24     if_obj.overflow <= 0 ;
25   end
26   else begin
27     if_obj.wr_ack <= 0;
28     if (if_obj.full && if_obj.wr_en)
29       if_obj.overflow <= 1;
30     else
31       if_obj.overflow <= 0;
32   end
33 end
34
35 // always block specialized for reading operation
36 always @(posedge if_obj.clk or negedge if_obj.rst_n) begin
37   if (!if_obj.rst_n) begin
38     rd_ptr <= 0;
39     if_obj.underflow <= 0; // reset the sequential outputs as data_out , underflow
40   end
41   else if (if_obj.rd_en && count != 0) begin
42     if_obj.data_out <- mem[rd_ptr];
43     rd_ptr <- rd_ptr + 1;
44     if_obj.underflow <= 0;
45   end
46   else
47   begin
48     if(if_obj.empty && if_obj.rd_en)
49       if_obj.underflow <= 1;
50     else
51       if_obj.underflow <= 0;
52   end
53 end
54
55 // always block specialized for counter signal
56 always @(posedge if_obj.clk or negedge if_obj.rst_n) begin
57   if (!if_obj.rst_n) begin
58     count <= 0;
59   end
60   else begin
61     if (((if_obj.wr_en, if_obj.rd_en) == 2'b10) && !if_obj.full)
62       count <= count + 1;
63     else if (((if_obj.wr_en, if_obj.rd_en) == 2'b01) && if_obj.empty)
64       count <= count - 1;
65     else if (((if_obj.wr_en, if_obj.rd_en) == 2'b11) && if_obj.full) // priority for write operation
66       count <= count - 1;
67     else if (((if_obj.wr_en, if_obj.rd_en) == 2'b11) && if_obj.empty) // priority for read operation
68       count <= count + 1;
69   end
70 end
71 end

```

```

05     |     count <= count + 1;
06     |   else if (((if_obj.wr_en, if_obj.rd_en) == 2'b11) && if_obj.empty)      // priority for read operation
07     |     count <= count + 1;
08   end
09
10  // continuous assignment for the combinational outputs
11  assign if_obj.full = (count == if_obj.FIFO_DEPTH)? 1 : 0;
12  assign if_obj.empty = (count == 0)? 1 : 0;
13  assign if_obj.almostfull = (count == if_obj.FIFO_DEPTH-1)? 1 : 0;
14  assign if_obj.almostempty = (count == 1)? 1 : 0;
15
16  //=====
17  // Assertions + Cover Properties
18  //=====
19  // ifdef ASSERTION
20
21  // SVA 1 - Reset behavior
22  property p_reset;
23    @(posedge if_obj.clk) !if_obj.rst_n |>> (wr_ptr == 0 && rd_ptr == 0 && count == 0);
24  endproperty
25  a1: assert property(p_reset);
26  c1: cover property(p_reset);
27
28  // SVA 2 - Write ACK
29  property p_wr_ack;
30    @(posedge if_obj.clk) disable iff(!if_obj.rst_n)
31      (if_obj.wr_en && if_obj.full) |>> if_obj.wr_ack;
32  endproperty
33  a2: assert property(p_wr_ack);
34  c2: cover property(p_wr_ack);
35
36  // SVA 3 - Overflow
37  property p_overflow;
38    @(posedge if_obj.clk) disable iff(!if_obj.rst_n)
39      (if_obj.wr_en && if_obj.full) |=> if_obj.overflow;
40  endproperty
41  a3: assert property(p_overflow);
42  c3: cover property(p_overflow);
43
44  // SVA 4 - Underflow
45  property p_underflow;
46    @(posedge if_obj.clk) disable iff(!if_obj.rst_n)
47      (if_obj.rd_en && if_obj.empty) |>> if_obj.underFlow;
48  endproperty
49  a4: assert property(p_underflow);
50  c4: cover property(p_underflow);
51
52  // SVA 5 - Empty flag
53  property p_empty;
54    @(posedge if_obj.clk) disable iff(!if_obj.rst_n)
55      (count == 0) |-> if_obj.empty;
56  endproperty
57  a5: assert property(p_empty);
58  c5: cover property(p_empty);
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
endmodule

```

⊗ 0 △ 0

Interface :

```
D: > Digital Verification debloma > Projects > project1(FIFO) > FIFO_PROJECT > FIFO_if.sv
 1  interface FIFO_if(clk);
 2
 3  input bit clk;
 4
 5  // parameter Declaration
 6  parameter FIFO_WIDTH = 16;
 7  parameter FIFO_DEPTH = 8;
 8
 9  //----- input declaration -----
10 logic [FIFO_WIDTH:0] data_in;
11 logic rst_n, wr_en, rd_en;
12
13 //----- output declaration -----
14 logic [FIFO_WIDTH-1:0] data_out;
15 logic wr_ack, overflow;
16 logic full, empty, almostfull, almostempty, underflow;
17
18 // _____ MODPORTS _____
19
20 modport DUT (input clk, data_in, rst_n, wr_en, rd_en, output data_out, wr_ack, overflow, full, empty, almostfull, almostempty, underflow);
21
22 modport TEST (input clk, data_out, wr_ack, overflow, full, empty, almostfull, almostempty, underflow, output data_in, rst_n, wr_en, rd_en);
23
24 modport MONITOR (input clk, data_in, rst_n, wr_en, rd_en, data_out, wr_ack, overflow, full, empty, almostfull, almostempty, underflow);
25
26
27
28
29 endinterface
30
31
```

Top module :

```
D: > Digital Verification debloma > Projects > project1(FIFO) > FIFO_PROJECT > FIFO_top.sv
 1  module FIFO_top ();
 2    bit clk;
 3
 4    initial begin
 5      clk = 0;
 6      forever #25 clk = ~clk ;
 7    end
 8
 9    FIFO_if if_obj(clk);
10    FIFO dut (if_obj);
11    FIFO_tb TB(if_obj);
12    FIFO_monitor mon(if_obj);
13
14  endmodule
```

FIFO_TRANSACTION_pkg:

```
5. > Digital Verification>DB>OMS>Projects>project(FIFO)>FIFO_PROJECT>>FIFO_transaction_pkg.sv
1 package FIFO_transaction_pkg;
2
3 class FIFO_transaction;
4   parameter FIFO_WIDTH = 16;
5   parameter FIFO_DEPTH = 8;
6
7   rand bit [FIFO_WIDTH-1:0] data_in;
8   rand bit rst_n, wr_en, rd_en;
9   logic [FIFO_WIDTH-1:0] data_out;
10  logic wr_ack, overflow;
11  logic full, empty, almostfull, almostempty, underflow;
12
13 // Control read/write enable bias (sum should not exceed 100)
14 int RD_EN_ON_DIST = 30;
15 int WR_EN_ON_DIST = 70;
16
17 //***** Constraints *****/
18
19 // Reset active-low, mostly deasserted
20 constraint c_reset {
21   | rst_n dist {0:/2, 1:/98};
22 }
23
24 // Write enable probability
25 constraint c_write {
26   | wr_en dist {0 := (100 - WR_EN_ON_DIST), 1 := WR_EN_ON_DIST};
27 }
28
29 // Read enable - same structure as wr_en, but using RD_EN_ON_DIST
30 constraint c_read {
31   | rd_en dist {0 := (100 - RD_EN_ON_DIST), 1 := RD_EN_ON_DIST};
32 }
33
34 // Additional constraint block for write operation only
35 constraint write_only {rst_n == 1 ; wr_en == 1 ; rd_en == 0; }
36
37 // Additional constraint block for read operation only
38 constraint read_only {rst_n == 1 ; wr_en == 0 ; rd_en == 1; }
39
40
41
42
43 endclass
44
45 endpackage
46
47
```

FIFO_COVERAGE_PKG :

```

D:\> Digital Verification debroma > Projects > project1(FIFO) > FIFO_PROJECT > FIFO_coverage.pkg.sv
1  // FIFO Package 2
2  package FIFO_coverage_pkg ;
3
4  import FIFO_transaction_pkg ::*;
5
6  class FIFO_coverage;
7
8  FIFO_transaction F_cvg_txn ;
9
10 function void sample_data (input FIFO_transaction F_txn );
11
12 F_cvg_txn = F_txn ;
13
14 cg.sample();
15
16 endfunction
17
18 covergroup cg ;
19
20 // Here we create cover point for each signal to be used in the cross coverage
21 wr_en_cp : coverpoint F_cvg_txn.wr_en;
22 rd_en_cp : coverpoint F_cvg_txn.rd_en;
23 wr_ack_cp : coverpoint F_cvg_txn.wr_ack;
24 full_cp : coverpoint F_cvg_txn.full;
25 empty_cp : coverpoint F_cvg_txn.empty;
26 almostfull_cp : coverpoint F_cvg_txn.almostfull;
27 almostempty_cp : coverpoint F_cvg_txn.almostempty;
28 overflow_cp : coverpoint F_cvg_txn.overflow;
29 underflow_cp : coverpoint F_cvg_txn.underflow;
30
31 // Here we create cross coverage for each output with read enable & write enable except(dout)
32 wr_rd_wr_ack_cross : cross wr_en_cp , rd_en_cp , wr_ack_cp
33   {
34     ignore_bins write_active_with_wr_ack = ! binsof(wr_en_cp) intersect {1} && binsof(wr_ack_cp) intersect {1};
35     ignore_bins read_write_active_with_wr_ack = ! binsof(wr_en_cp) intersect {1} && binsof(rd_en_cp) intersect {1} && binsof(wr_ack_cp) intersect {1};
36   }
37
38 wr_rd_full_cross : cross wr_en_cp , rd_en_cp , full_cp
39   {
40     ignore_bins write_active_with_full = ! binsof(wr_en_cp) intersect {1} && binsof(full_cp) intersect {1};
41     ignore_bins read_active_with_full = binsof(rd_en_cp) intersect {1} && binsof(full_cp) intersect {1};
42   }
43
44 wr_rd_empty_cross : cross wr_en_cp , rd_en_cp , empty_cp
45   {
46     ignore_bins read_active_with_empty = ! binsof(rd_en_cp) intersect {1} && binsof(empty_cp) intersect {1};
47   }
48
49 wr_rd_overflow_cross : cross wr_en_cp , rd_en_cp , overflow_cp
50   {
51     ignore_bins write_active_with_overflow = ! binsof(wr_en_cp) intersect {1} && binsof(overflow_cp) intersect {1};
52   }
53
54 wr_rd_underflow_cross : cross wr_en_cp , rd_en_cp , underflow_cp
55   {
56     ignore_bins read_active_with_underflow = ! binsof(rd_en_cp) intersect {1} && binsof(underflow_cp) intersect {1};
57   }
58
59 wr_rd_almostfull_cross : cross wr_en_cp , rd_en_cp , almostfull_cp
60   {
61     ignore_bins write_active_with_almostfull = ! binsof(wr_en_cp) intersect {1} && binsof(almostfull_cp) intersect {1};
62     ignore_bins read_write_active_with_almostfull = ! binsof(wr_en_cp) intersect {1} && binsof(rd_en_cp) intersect {1} && binsof(almostfull_cp) intersect {1};
63   }
64
65 wr_rd_almostempty_cross : cross wr_en_cp , rd_en_cp , almostempty_cp
66   {
67     ignore_bins read_active_with_almostempty = ! binsof(rd_en_cp) intersect {1} && binsof(almostempty_cp) intersect {1};
68     ignore_bins read_write_active_with_almostempty = ! binsof(wr_en_cp) intersect {1} && binsof(rd_en_cp) intersect {1} && binsof(almostempty_cp) intersect {1};
69   }
70
71 endgroup
72
73 function new();
74   cg = new ;
75   F_cvg_txn = new;
76 endfunction
77
78 endclass
79
80 endpackage

```

FIFO_SCOREBOARED_PKG:

```

D:\> Digital Verification debdma > Projects > project1(FIFO) > FIFO_PROJECT > FIFO_scoreboard_pkg.sv
 1 package FIFO_scoreboard_pkg;
 2
 3 import FIFO_transaction_pkg::*;
 4 import shared_pkg::*;
 5
 6 class FIFO_scoreboard;
 7
 8   parameter FIFO_WIDTH = 16;
 9   parameter FIFO_DEPTH = 8;
10
11   bit [FIFO_WIDTH-1:0] data_out_ref;
12   bit wr_ack_ref, overflow_ref;
13   bit full_ref, empty_ref, almostfull_ref, almostempty_ref, underflow_ref;
14
15   int counter;           // Tracks number of elements in the queue
16   bit [FIFO_WIDTH-1:0] queue[$];    // Reference queue to model FIFO behavior
17
18   FIFO_transaction obj = new();      // Transaction object
19
20   /****** comb_flags *****/
21   function void comb_flags();
22     full_ref = (counter == FIFO_DEPTH)?1:0;
23     empty_ref = (counter == 0)?1:0;
24     almostfull_ref = (counter == FIFO_DEPTH - 1)?1:0;
25     almostempty_ref = (counter == 1)?1:0;
26   endfunction
27
28   /****** check_data *****/
29   function void check_data(input FIFO_transaction obj);
30     logic [6:0] flags_ref, flags_dut;
31
32     reference_model(obj); // Run golden model
33
34     flags_ref = {wr_ack_ref, overflow_ref, full_ref, empty_ref, almostempty_ref, almostfull_ref, underflow_ref};
35     flags_dut = {obj.wr_ack, obj.overflow, obj.full, obj.empty, obj.almostempty, obj.almostfull, obj.underflow};
36
37     if ((obj.data_out != data_out_ref) || (flags_dut != flags_ref)) begin
38       $display("X MISMATCH at time = %t: DUT outputs don't match reference model.", $time);
39       error_count++;
40     end else begin
41       correct_count++;
42       $display("✓ MATCH at time = %t: Current queue = %p", $time, queue);
43     end
44   endfunction
45
46   /****** reference_model *****/
47   function void reference_model(input FIFO_transaction obj_gold);
48
49     fork
50       // Write thread
51       begin
52         if (!obj_gold.rst_n) begin
53           wr_ack_ref = 0;
54           overflow_ref = 0;
55           queue.delete();
56         end else if (obj_gold.wr_en && counter < FIFO_DEPTH) begin
57           queue.push_back(obj_gold.data_in);
58           wr_ack_ref = 1;
59         end else begin
60           wr_ack_ref = 0;
61           if (full_ref && obj_gold.wr_en)
62             overflow_ref = 1;
63           else
64             overflow_ref = 0;
65         end
66       end
67
68       // Read thread
69       begin
70         if (!obj_gold.rst_n) begin
71           data_out_ref = 0;
72           underflow_ref = 0;
73           queue.delete();
74         end else if (obj_gold.rd_en && counter > 0) begin
75           data_out_ref = queue.pop_front();
76           underflow_ref = 0;
77         end else begin
78           if (empty_ref && obj_gold.rd_en)
79             underflow_ref = 1;
80           else
81             underflow_ref = 0;
82         end
83       end
84     end
85     join
86
87     // Update counter
88     if (!obj_gold.rst_n) begin
89       counter = 0;
90     end else begin
91       case ({obj_gold.wr_en, obj_gold.rd_en})
92         2'b10: if (!full_ref) counter++;
93         2'b01: if (!empty_ref) counter--;
94         2'b11: begin
95           if (full_ref && !empty_ref) counter--; // writing when full, read takes priority
96           else if (empty_ref && !full_ref) counter++;
97           // else no change when full & empty are both 0 (balanced ops)
98         end
99       end
100
101   endfunction

```

```

86      // Update counter
87      if (!obj_gold.rst_n) begin
88          counter = 0;
89      end else begin
90          case ({obj_gold.wr_en, obj_gold.rd_en})
91              2'b10: if (!full_ref) counter++;
92              2'b01: if (!empty_ref) counter--;
93              2'b11: begin
94                  if (full_ref && !empty_ref) counter--; // writing when full, read takes priority
95                  else if (empty_ref && !full_ref) counter++;
96                  // else no change when full & empty are both 0 (balanced ops)
97              end
98          endcase
99      end
100
101     comb_flags(); // Update status flags after counter change
102
103 endfunction
104
105 endclass
106
107 endpackage
108

```

SHARED_pkg:

```

D: > Digital Verification debloma > Projects > project1(FIFO) > FIFI_PROJECT > SHARED_pkg.sv
1  // FIFO Package 4
2  package shared_pkg;
3
4  bit test_finished; // signal refer to the end of the test bench
5
6  // counters declaration
7  int error_count, correct_count;
8
9  endpackage

```

FIFO_Test:

```

1 import shared_pkg ::*;
2
3 import FIFO_transaction_pkg ::*;
4
5 module FIFO_tb(FIFO_if.TEST if_obj);
6
7 FIFO_transaction obj_test; // create obj from the class to randomize it
8
9 // we choose these certain values to make the overall iteration = 10,000
10 localparam MIXED_TESTS = 9933;
11 localparam WRITE_TESTS = 40;
12 localparam READ_TESTS = 25;
13
14 initial begin
15   obj_test = new();
16
17 //-----initially reset the FIFO for 2 clk cycles-----
18 if_obj.rst_n = 0;
19 repeat(2) @(negedge if_obj.clk);
20 if_obj.rst_n = 1;
21
22 //-----first loop to write only inside the FIFO-----
23 obj_test.constraint_mode(0);
24 obj_test.write_only.constraint_mode(1);
25 repeat(WRITE_TESTS) begin
26   assert(obj_test.randomize());
27   if_obj.rst_n = obj_test.rst_n ;
28   if_obj.rd_en = obj_test.rd_en ;
29   if_obj.wr_en = obj_test.wr_en ;
30   if_obj.data_in = obj_test.data_in ;
31   @(negedge if_obj.clk);
32 end
33
34 //-----Second loop to read only from the FIFO-----
35 obj_test.constraint_mode(0);
36 obj_test.read_only.constraint_mode(1);
37 obj_test.data_in.rand_mode(0); // we disable the randomization for the data_in as in the read mode we don't need it
38 repeat(READ_TESTS) begin
39   assert(obj_test.randomize());
40   if_obj.rst_n = obj_test.rst_n ;
41   if_obj.rd_en = obj_test.rd_en ;
42   if_obj.wr_en = obj_test.wr_en ;
43   if_obj.data_in = obj_test.data_in ;
44   @(negedge if_obj.clk);
45 end
46
47 //-----Third loop for mixed operations(read & write) inside FIFO-----
48 obj_test.constraint_mode(1);
49 obj_test.data_in.rand_mode(1); // Again , we enable the data_in for write operation
50 obj_test.read_only.constraint_mode(0);
51 obj_test.write_only.constraint_mode(0);
52 repeat(MIXED_TESTS) begin
53   assert(obj_test.randomize());
54   if_obj.rst_n = obj_test.rst_n ;
55   if_obj.rd_en = obj_test.rd_en ;
56   if_obj.wr_en = obj_test.wr_en ;
57   if_obj.data_in = obj_test.data_in ;
58   @(negedge if_obj.clk);
59 end
60
61 test_finished = 1; // End of the test stimulus
62
63 end // end of the initial block
64
65 endmodule

```

FIFO_MONITOR :

```

D:\> Digital Verification diploma > Projects > project1(FIFO) > FIFO_PROJECT > Monitor.sv
 1 import shared_pkg ::::*;
 2
 3 import FIFO_transaction_pkg ::::*;
 4
 5 import FIFO_coverage_pkg ::::*;
 6
 7 import FIFO_scoreboard_pkg ::::*;
 8
 9 module FIFO_monitor (FIFO_if.MONITOR if_obj);
10
11 // create obj for each class
12 FIFO_transaction obj_trans ;
13 FIFO_scoreboard obj_score ;
14 FIFO_coverage obj_cov ;
15
16 initial begin
17
18     obj_trans = new();
19     obj_score = new();
20     obj_cov = new();
21
22 forever begin
23
24     @(negedge if_obj.clk);
25
26     // sample input data
27     obj_trans.data_in = if_obj.data_in ;
28     obj_trans.rst_n = if_obj.rst_n ;
29     obj_trans.wr_en = if_obj.wr_en ;
30     obj_trans.rd_en = if_obj.rd_en ;
31
32     // sample output data
33     obj_trans.data_out = if_obj.data_out ;
34     obj_trans.wr_ack = if_obj.wr_ack ;
35     obj_trans.overflow = if_obj.overflow ;
36     obj_trans.full = if_obj.full ;
37     obj_trans.empty = if_obj.empty ;
38     obj_trans.almostfull = if_obj.almostfull ;
39     obj_trans.almostempty = if_obj.almostempty ;
40     obj_trans.underflow = if_obj.underflow ;
41
42 fork
43
44 begin // 1st thread
45     obj_cov.sample_data(obj_trans);
46 end
47
48 begin // 2nd thread
49     @(posedge if_obj.clk);
50     #10; // small delay to check the data after the output change at the posedge of the clock
51     obj_score.check_data(obj_trans);
52 end
53
54 join
55
56 if(test_finished == 1) begin
57     $display("Final values stored in the queue = %p ",obj_score.queue);
58     $display("no.of error_count :%0d ,no.of correct_count :%0d", error_count , correct_count);
59     $stop;
60 end
61
62 end // end of the forever loop
63
64 end // end of the initial block
65
66
67 endmodule

```

SVA_IN DESIGN :

```

2 // SVA 1 - Reset behavior
3 property p_reset;
4   @posedge if_obj.clk !if_obj.rst_n |>> (wr_ptr == 0 && rd_ptr == 0 && count == 0);
5 endproperty
6 a1: assert property(p_reset);
7 c1: cover property(p_reset);
8
9 // SVA 2 - Write ACK
10 property p_wr_ack;
11   @posedge if_obj.clk disable iff(!if_obj.rst_n)
12     (!if_obj.wr_en && if_obj.full) |>> if_obj.we_ack;
13 endproperty
14 a2: assert property(p_wr_ack);
15 c2: cover property(p_wr_ack);
16
17 // SVA 3 - Overflow
18 property p_overflow;
19   @posedge if_obj.clk disable iff(!if_obj.rst_n)
20     (!if_obj.wr_en && if_obj.full) |>> if_obj.overflow;
21 endproperty
22 a3: assert property(p_overflow);
23 c3: cover property(p_overflow);
24
25 // SVA 4 - Underflow
26 property p_underflow;
27   @posedge if_obj.clk disable iff(!if_obj.rst_n)
28     (!if_obj.rd_en && if_obj.empty) |>> if_obj.underflow;
29 endproperty
30 a4: assert property(p_underflow);
31 c4: cover property(p_underflow);
32
33 // SVA 5 - Empty Flag
34 property p_empty;
35   @posedge if_obj.clk disable iff(!if_obj.rst_n)
36     (count == 0) |>> if_obj.empty;
37 endproperty
38 a5: assert property(p_empty);
39 c5: cover property(p_empty);
40
41 // SVA 6 - Full Flag
42 property p_full;
43   @posedge if_obj.clk disable iff(!if_obj.rst_n)
44     (count == if_obj.FIFO_DEPTH) |>> if_obj.full;
45 endproperty
46 a6: assert property(p_full);
47 c6: cover property(p_full);
48
49 // SVA 7 - Almost empty
50 property p_almostempty;
51   @posedge if_obj.clk disable iff(!if_obj.rst_n)
52     (count == if_obj.FIFO_DEPTH - 1) |>> if_obj.almostfull;
53 endproperty
54 a7: assert property(p_almostempty);
55 c7: cover property(p_almostempty);
56
57 // SVA 8 - Almost full
58 property p_almostfull;
59   @posedge if_obj.clk disable iff(!if_obj.rst_n)
60     (count == 1) |>> if_obj.almostempty;
61 endproperty
62 a8: assert property(p_almostfull);
63 c8: cover property(p_almostfull);
64
65 // SVA 9 - Counter increases when both en = 1 and not full
66 property p_count_inc;
67   @posedge if_obj.clk disable iff(!if_obj.rst_n)
68     (!if_obj.full && if_obj.wr_en && if_obj.rd_en) |>> (count == $past(count) + 1);
69 endproperty
70 a9: assert property(p_count_inc);
71 c9: cover property(p_count_inc);
72
73 // SVA 10 - Counter decreases when both en = 1 and not empty
74 property p_count_dec;
75   @posedge if_obj.clk disable iff(!if_obj.rst_n)
76     (!if_obj.empty && if_obj.wr_en && if_obj.rd_en) |>> (count == $past(count) - 1);
77 endproperty
78 a10: assert property(p_count_dec);
79 c10: cover property(p_count_dec);
80
81 // SVA 11 - Pointer and counter limits
82 property p_limit;
83   @posedge if_obj.clk disable iff(!if_obj.rst_n)
84     (wr_ptr < if_obj.FIFO_DEPTH && rd_ptr < if_obj.FIFO_DEPTH && count <= if_obj.FIFO_DEPTH);
85 endproperty
86 a11: assert property(p_limit);
87 c11: cover property(p_limit);
88
89 /*endif
90
91 endmodule
```

DO_FILE :

```

D:\Digital Verification\delmna>Projects>project1\FIFO>FIFO_PROJECT># run.do
1 vlib work
2 vlog FIFO_after.sv FIFO_interface.sv FIFO_top.sv FIFO_transaction_pkg.sv FIFO_coverage_pkg.sv FIFO_scoreboard_pkg.sv SHARED_pkg.sv FIFO_tb.sv Monitor.sv +cover
3 vsim -voptargs+acc work.FIFO_top -cover
4 add wave *
5 add wave -position insertpoint \
6 sim:/FIFO_top/if_obj/data_in \
7 sim:/FIFO_top/if_obj/rst_n \
8 sim:/FIFO_top/if_obj/we_en \
9 sim:/FIFO_top/if_obj/rd_en \
10 sim:/FIFO_top/if_obj/data_out \
11 sim:/FIFO_top/if_obj/we_ack \
12 sim:/FIFO_top/if_obj/rd_ack \
13 sim:/FIFO_top/if_obj/overflow \
14 sim:/FIFO_top/if_obj/full \
15 sim:/FIFO_top/if_obj/empty \
16 sim:/FIFO_top/if_obj/almostfull \
17 sim:/FIFO_top/if_obj/almostempty \
18 sim:/FIFO_top/monitor/obj_score \
19 add wave /FIFO_top/dut/a1 /FIFO_top/dut/a2 /FIFO_top/dut/a3 /FIFO_top/dut/a4 /FIFO_top/dut/a5 /FIFO_top/dut/a6 /FIFO_top/dut/a7 /FIFO_top/dut/a8 /FIFO_top/dut/a9 /FIFO_top/dut/a10 /FIFO_top/dut/a11
20 coverage save FIFO_after.ucdb -onexit -du work.FIFO
21 run -all
22 |
```



BUGS DETECTED:


- 1: at always block of writing operation : reset the sequential as wr_ack , overflow
- 2 : at always block of reading operation : reset the sequential as underflow, data_out
- 3: at always block of count :

```
        count <= count - 1;
      else if ((if_obj.wr_en, if_obj.rd_en) == 2'b11) && if_obj.full)      // priority for write operation
        count <= count - 1;
      else if ((if_obj.wr_en, if_obj.rd_en) == 2'b11) && if_obj.empty)      // priority for read operation
        count <= count + 1;
    end
end
```

priority for write operation & priority for read operation

WAVE_FORM :





```


#& MATCH at time = 250435: Current queue = '(61592, 43956, 31545, 7645, 17690, 17690)
& MATCH at time = 250545: Current queue = '(61592, 43956, 31545, 7645, 17690, 12456, 32547)
& MATCH at time = 250555: Current queue = '(61592, 43956, 31545, 7645, 17690, 12456, 32547, 59849)
& MATCH at time = 250625: Current queue = '(31545, 7645, 17690, 12456, 32547, 59849, 21780)
& MATCH at time = 250735: Current queue = '(31545, 7645, 17690, 12456, 32547, 59849, 21780)
& MATCH at time = 250845: Current queue = '(7645, 17690, 12456, 32547, 59849, 21780, 59978)
& MATCH at time = 250955: Current queue = '(7645, 17690, 12456, 32547, 59849, 21780, 59978, 55964)
& MATCH at time = 251025: Current queue = '(7645, 17690, 12456, 32547, 59849, 21780, 59978, 55964)
& MATCH at time = 251035: Current queue = '(7645, 17690, 12456, 32547, 59849, 21780, 59978, 55964)
& MATCH at time = 251055: Current queue = '(7645, 17690, 12456, 32547, 59849, 21780, 59978, 55964)
& MATCH at time = 251115: Current queue = '(12456, 32547, 59849, 21780, 59978, 55964, 1196)
& MATCH at time = 251135: Current queue = '(12456, 32547, 59849, 21780, 59978, 55964, 1196, 22335)
& MATCH at time = 251155: Current queue = '(12456, 32547, 59849, 21780, 59978, 55964, 1196, 22335)
& MATCH at time = 251235: Current queue = '(12456, 32547, 59849, 21780, 59978, 55964, 1196, 22335)
& MATCH at time = 251335: Current queue = '(12456, 32547, 59849, 21780, 59978, 55964, 1196, 22335)
& MATCH at time = 251355: Current queue = '(12456, 32547, 59849, 21780, 59978, 55964, 1196, 22335)
& MATCH at time = 251425: Current queue = '(12456, 32547, 59849, 21780, 59978, 55964, 1196, 22335)
& MATCH at time = 251445: Current queue = '(12456, 32547, 59849, 21780, 59978, 55964, 1196, 22335)
& MATCH at time = 251515: Current queue = '(12456, 32547, 59849, 21780, 59978, 55964, 1196, 22335)
& MATCH at time = 251535: Current queue = '(12456, 32547, 59849, 21780, 59978, 55964, 1196, 22335)
& MATCH at time = 251555: Current queue = '(12456, 32547, 59849, 21780, 59978, 55964, 1196, 22335)
& MATCH at time = 251625: Current queue = '(12456, 32547, 59849, 21780, 59978, 55964, 1196, 22335)
& MATCH at time = 251645: Current queue = '(12456, 32547, 59849, 21780, 59978, 55964, 1196, 22335)
& MATCH at time = 251715: Current queue = '(12456, 32547, 59849, 21780, 59978, 55964, 1196, 22335)
& MATCH at time = 251735: Current queue = '(12456, 32547, 59849, 21780, 59978, 55964, 1196, 22335)
& MATCH at time = 251755: Current queue = '(12456, 32547, 59849, 21780, 59978, 55964, 1196, 22335)
& MATCH at time = 251825: Current queue = '(12456, 32547, 59849, 21780, 59978, 55964, 1196, 22335)
& MATCH at time = 251845: Current queue = '(12456, 32547, 59849, 21780, 59978, 55964, 1196, 22335)
& MATCH at time = 251855: Current queue = '(59949, 21780, 59978, 55964, 1196, 22335, 28694)
& MATCH at time = 251925: Current queue = '(59949, 21780, 59978, 55964, 1196, 22335, 28694)
& MATCH at time = 251945: Current queue = '(59949, 21780, 59978, 55964, 1196, 22335, 28694, 23978)
& MATCH at time = 252025: Current queue = '(59949, 21780, 59978, 55964, 1196, 22335, 28694, 23978)
& MATCH at time = 252045: Current queue = '(59949, 21780, 59978, 55964, 1196, 22335, 28694, 23978)
& MATCH at time = 252115: Current queue = '(59949, 21780, 59978, 55964, 1196, 22335, 28694, 23978)
& MATCH at time = 252135: Current queue = '(59949, 21780, 59978, 55964, 1196, 22335, 28694, 23978)
& MATCH at time = 252155: Current queue = '(59949, 21780, 59978, 55964, 1196, 22335, 28694, 23978)
& MATCH at time = 252225: Current queue = '(59949, 21780, 59978, 55964, 1196, 22335, 28694, 23978)
& MATCH at time = 252335: Current queue = '(59949, 21780, 59978, 55964, 1196, 22335, 28694, 23978)
& MATCH at time = 252405: Current queue = '(59949, 21780, 59978, 55964, 1196, 22335, 28694, 23978)
& MATCH at time = 252425: Current queue = '(59949, 21780, 59978, 55964, 1196, 22335, 28694, 23978)
& MATCH at time = 252445: Current queue = '(21780, 59978, 55964, 1196, 22335, 28694, 23978)
& MATCH at time = 252525: Current queue = '(21780, 59978, 55964, 1196, 22335, 28694, 23978)
& MATCH at time = 252545: Current queue = '(21780, 59978, 55964, 1196, 22335, 28694, 23978)
& MATCH at time = 252625: Current queue = '(59978, 55964, 1196, 22335, 28694, 23978)
& MATCH at time = 252645: Current queue = '(59978, 55964, 1196, 22335, 28694, 23978)
Final values stored in the queue = '(40130, 10616, 52816, 28848, 8731, 11042, 42047, 41024)
nocorrect_count: 12, correct_count: 9974
** Note: satop Monitor.assert(5)
Time: 500035 ns Iteration: 0 Instance: /FIFO_top/monitor
Break in Module FIFO_monitor at Monitor.sv line 59

```

Assertion :

Name	Assertion Type	Language	Enable	Failure Count	Pass Count	Active Count	Memory	Peak Memory	Peak Memory Time	Cumulative Threads	ATV	Assertion Expression	Included
△ FIFO_top/dt/01	Concurrent	SVA	on	0	1	-	0B	0B	0ns	0 off	assert'@posedge if obj.clk ~if... .	✓	
△ FIFO_top/dt/02	Concurrent	SVA	on	0	1	-	0B	0B	0ns	0 off	assert'@posedge if obj.clk ~if... .	✓	
△ FIFO_top/dt/03	Concurrent	SVA	on	0	1	-	0B	0B	0ns	0 off	assert'@posedge if obj.clk ~if... .	✓	
△ FIFO_top/dt/04	Concurrent	SVA	on	0	1	-	0B	0B	0ns	0 off	assert'@posedge if obj.clk ~if... .	✓	
△ FIFO_top/dt/05	Concurrent	SVA	on	0	1	-	0B	0B	0ns	0 off	assert'@posedge if obj.clk ~if... .	✓	
△ FIFO_top/dt/06	Concurrent	SVA	on	0	1	-	0B	0B	0ns	0 off	assert'@posedge if obj.clk ~if... .	✓	
△ FIFO_top/dt/07	Concurrent	SVA	on	0	1	-	0B	0B	0ns	0 off	assert'@posedge if obj.clk ~if... .	✓	
△ FIFO_top/dt/08	Concurrent	SVA	on	0	1	-	0B	0B	0ns	0 off	assert'@posedge if obj.clk ~if... .	✓	
△ FIFO_top/dt/09	Concurrent	SVA	on	0	1	-	0B	0B	0ns	0 off	assert'@posedge if obj.clk ~if... .	✓	
△ FIFO_top/dt/10	Concurrent	SVA	on	0	1	-	0B	0B	0ns	0 off	assert'@posedge if obj.clk ~if... .	✓	
△ FIFO_top/dt/11	Concurrent	SVA	on	0	1	-	0B	0B	0ns	0 off	assert'@posedge if obj.clk ~if... .	✓	
△ FIFO_top/TB/ab1..	Immediate	SVA	on	0	1	-	-	-	-	off	assert'(randomize(...))	✓	
△ FIFO_top/TB/ab1..	Immediate	SVA	on	0	1	-	-	-	-	off	assert(mmed_53)	✓	
△ FIFO_top/TB/ab1..	Immediate	SVA	on	0	1	-	-	-	-	off	assert()	✓	

Function coverage :



FIFO Verification Plan

Label	Design Requirement Description	Stimulus Generation	Functional Coverage	Functionality Check
FIFO_1	When `rst_n` is asserted low, FIFO should reset all control and data outputs	Directed at beginning of simulation; randomized to keep `rst_n` high for most of sim time	Cover single and multiple reset events	Immediate assertion to check FIFO resets correctly
FIFO_2	When `wr_en` is high and FIFO not full, data should be written and `wr_ack` should be high	Randomize `wr_en` with constraints to avoid full condition; monitor `full` flag	Cover full range of `data_in`, and cross with `wr_en` and `full`	Concurrent assertion to check write and `wr_ack` handshake
FIFO_3	When `rd_en` is high and FIFO not empty, data should be read and `data_out` should be valid	Randomize `rd_en` avoiding empty condition; ensure `data_out`	Cover values of `data_out`, and cross with `rd_en` and `empty`	Concurrent assertion to check read and data validity

		changes appropriately		
FIFO_4	`overflow` should be high if write attempted when FIFO is full	Randomized overflow test cases; force writes when full	Cover transition to full and attempted writes thereafter	Assertion to check for overflow generation
FIFO_5	`underflow` should be high if read attempted when FIFO is empty	Randomized underflow cases; force reads when empty	Cover transition to empty and attempted reads thereafter	Assertion to check for underflow generation
FIFO_6	`almostfull` should be high when FIFO is near full (as per defined threshold)	Fill FIFO close to threshold using constrained randomization	Cover FIFO fill levels near full and trigger `almostfull`	Assertion to validate `almostfull` threshold behavior
FIFO_7	`almostempty` should be high when FIFO is near empty	Drain FIFO close to empty threshold using constrained randomization	Cover FIFO levels near empty and trigger `almostempty`	Assertion to validate `almostempty` threshold behavior
FIFO_8	`full` and `empty` flags should be exclusive; cannot be high at the same time	Random scenarios to test boundary conditions	Cover transitions between `full` ↔ `empty`	Assertion to ensure mutual exclusivity between `full` and `empty` flags
FIFO_9	FIFO should maintain write-read order (first-in first-out)	Directed test: Push known sequence of values and verify correct read order	Cover cross of `wr_en`, `rd_en`, and index tracking	Functional checking via scoreboard or model comparison

Function coverage :

```

Coverage Report by instance with details

=====
== Instance: /FIFO_top/dut
== Design Unit: work.FIFO
=====

Directive Coverage:
  Directives      11      11      0  100.00%
DIRECTIVE COVERAGE:
-----  


| Name              | Design Unit | Design Unit | Lang | File(Line)                                                                               | Hits | Status  |
|-------------------|-------------|-------------|------|------------------------------------------------------------------------------------------|------|---------|
| /FIFO_top/dut/c1  | FIFO        | Verilog     | SVA  | D:/Digital Verification deblobma/Projects/project1(FIFO)/FIFI_PROJECT/FIFO_after.sv(87)  | 203  | Covered |
| /FIFO_top/dut/c2  | FIFO        | Verilog     | SVA  | D:/Digital Verification deblobma/Projects/project1(FIFO)/FIFI_PROJECT/FIFO_after.sv(95)  | 3968 | Covered |
| /FIFO_top/dut/c3  | FIFO        | Verilog     | SVA  | D:/Digital Verification deblobma/Projects/project1(FIFO)/FIFI_PROJECT/FIFO_after.sv(103) | 2835 | Covered |
| /FIFO_top/dut/c4  | FIFO        | Verilog     | SVA  | D:/Digital Verification deblobma/Projects/project1(FIFO)/FIFI_PROJECT/FIFO_after.sv(111) | 108  | Covered |
| /FIFO_top/dut/c5  | FIFO        | Verilog     | SVA  | D:/Digital Verification deblobma/Projects/project1(FIFO)/FIFI_PROJECT/FIFO_after.sv(119) | 344  | Covered |
| /FIFO_top/dut/c6  | FIFO        | Verilog     | SVA  | D:/Digital Verification deblobma/Projects/project1(FIFO)/FIFI_PROJECT/FIFO_after.sv(127) | 4059 | Covered |
| /FIFO_top/dut/c7  | FIFO        | Verilog     | SVA  | D:/Digital Verification deblobma/Projects/project1(FIFO)/FIFI_PROJECT/FIFO_after.sv(135) | 2517 | Covered |
| /FIFO_top/dut/c8  | FIFO        | Verilog     | SVA  | D:/Digital Verification deblobma/Projects/project1(FIFO)/FIFI_PROJECT/FIFO_after.sv(143) | 476  | Covered |
| /FIFO_top/dut/c9  | FIFO        | Verilog     | SVA  | D:/Digital Verification deblobma/Projects/project1(FIFO)/FIFI_PROJECT/FIFO_after.sv(151) | 2829 | Covered |
| /FIFO_top/dut/c10 | FIFO        | Verilog     | SVA  | D:/Digital Verification deblobma/Projects/project1(FIFO)/FIFI_PROJECT/FIFO_after.sv(159) | 779  | Covered |
| /FIFO_top/dut/c11 | FIFO        | Verilog     | SVA  | D:/Digital Verification deblobma/Projects/project1(FIFO)/FIFI_PROJECT/FIFO_after.sv(167) | 9798 | Covered |


=====

== Instance: /FIFO_coverage_pkg
== Design Unit: work.FIFO_coverage_pkg
=====
```

```

=====
== Instance: /FIFO_coverage_pkg
== Design Unit: work.FIFO_coverage_pkg
=====

Covergroup Coverage:
-----  


| Covergroups         | 1  | na | na | 100.00% |
|---------------------|----|----|----|---------|
| Coverpoints/Crosses | 16 | na | na | na      |
| Covergroup Bins     | 58 | 58 | 0  | 100.00% |


-----  


| Covergroup                               | Metric  | Goal | Bins | Status  |
|------------------------------------------|---------|------|------|---------|
| TYPE /FIFO_coverage_pkg/FIFO_coverage/cg | 100.00% | 100  | -    | Covered |
| covered/total bins:                      | 58      | 58   | -    |         |
| missing/total bins:                      | 0       | 58   | -    |         |
| % Hit:                                   | 100.00% | 100  | -    |         |
| Coverpoint wr_en_cp                      | 100.00% | 100  | -    | Covered |
| covered/total bins:                      | 2       | 2    | -    |         |
| missing/total bins:                      | 0       | 2    | -    |         |
| % Hit:                                   | 100.00% | 100  | -    |         |
| bin auto[0]                              | 2917    | 1    | -    | Covered |
| bin auto[1]                              | 7083    | 1    | -    | Covered |
| Coverpoint rd_en_cp                      | 100.00% | 100  | -    | Covered |
| covered/total bins:                      | 2       | 2    | -    |         |
| missing/total bins:                      | 0       | 2    | -    |         |
| % Hit:                                   | 100.00% | 100  | -    |         |
| bin auto[0]                              | 7087    | 1    | -    | Covered |
| bin auto[1]                              | 2913    | 1    | -    | Covered |
| Coverpoint wr_ack_cp                     | 100.00% | 100  | -    | Covered |
| covered/total bins:                      | 2       | 2    | -    |         |
| missing/total bins:                      | 0       | 2    | -    |         |
| % Hit:                                   | 100.00% | 100  | -    |         |
| bin auto[0]                              | 5952    | 1    | -    | Covered |
| bin auto[1]                              | 4048    | 1    | -    | Covered |
| Coverpoint full_cp                       | 100.00% | 100  | -    | Covered |
| covered/total bins:                      | 2       | 2    | -    |         |
| missing/total bins:                      | 0       | 2    | -    |         |
| % Hit:                                   | 100.00% | 100  | -    |         |
| bin auto[0]                              | 5852    | 1    | -    | Covered |
| bin auto[1]                              | 4148    | 1    | -    | Covered |
| Coverpoint empty_cp                      | 100.00% | 100  | -    | Covered |
| covered/total bins:                      | 2       | 2    | -    |         |
| missing/total bins:                      | 0       | 2    | -    |         |
| % Hit:                                   | 100.00% | 100  | -    |         |
| bin auto[0]                              | 9653    | 1    | -    | Covered |
| bin auto[1]                              | 347     | 1    | -    | Covered |
| Coverpoint almostfull_cp                 | 100.00% | 100  | -    | Covered |
| covered/total bins:                      | 2       | 2    | -    |         |
| missing/total bins:                      | 0       | 2    | -    |         |
| % Hit:                                   | 100.00% | 100  | -    |         |
| bin auto[0]                              | 7428    | 1    | -    | Covered |
| bin auto[1]                              | 2572    | 1    | -    | Covered |
| Coverpoint almostempty_cp                | 100.00% | 100  | -    | Covered |
| covered/total bins:                      | 2       | 2    | -    |         |
| missing/total bins:                      | 0       | 2    | -    |         |
| % Hit:                                   | 100.00% | 100  | -    |         |
| bin auto[0]                              | 0517    | 1    | -    | Covered |


=====
```

Coverpoint almostempty_cp	100.00%	100	-	Covered
covered/total bins:	2	2	-	
missing/total bins:	0	2	-	
% Hit:	100.00%	100	-	
bin auto[0]	9517	1	-	Covered
bin auto[1]	483	1	-	Covered
Coverpoint overflow_cp	100.00%	100	-	Covered
covered/total bins:	2	2	-	
missing/total bins:	0	2	-	
% Hit:	100.00%	100	-	
bin auto[0]	6391	1	-	Covered
bin auto[1]	3609	1	-	Covered
Coverpoint underflow_cp	100.00%	100	-	Covered
covered/total bins:	2	2	-	
missing/total bins:	0	2	-	
% Hit:	100.00%	100	-	
bin auto[0]	9885	1	-	Covered
bin auto[1]	135	1	-	Covered
Cross wr_rd_wr_ack_cross	100.00%	100	-	Covered
covered/total bins:	6	6	-	
missing/total bins:	0	6	-	
% Hit:	100.00%	100	-	
Auto, Default and User Defined Bins:				
bin <auto[1],auto[1]>	1165	1	-	Covered
bin <auto[1],auto[0],auto[1]>	2883	1	-	Covered
bin <auto[1],auto[1],auto[0]>	898	1	-	Covered
bin <auto[0],auto[0],auto[0]>	2137	1	-	Covered
bin <auto[0],auto[0],auto[0]>	850	1	-	Covered
bin <auto[0],auto[0],auto[0]>	2067	1	-	Covered
Illegal and Ignore Bins:				
ignore_bin read_write_active_with_wr_ack	0	-	ZERO	
ignore_bin write_active_with_wr_ack	0	-	ZERO	
Cross wr_rd_full_cross	100.00%	100	-	Covered
covered/total bins:	5	5	-	
missing/total bins:	0	5	-	
% Hit:	100.00%	100	-	
Auto, Default and User Defined Bins:				
bin <auto[1],auto[0],auto[1]>	3305	1	-	Covered
bin <auto[1],auto[1],auto[0]>	2063	1	-	Covered
bin <auto[0],auto[1],auto[0]>	850	1	-	Covered
bin <auto[0],auto[0],auto[0]>	1715	1	-	Covered
bin <auto[0],auto[0],auto[0]>	1224	1	-	Covered
Illegal and Ignore Bins:				
ignore_bin read_active_with_full	0	-	ZERO	
ignore_bin write_active_with_full	843	-	Occurred	
Cross wr_rd_empty_cross	100.00%	100	-	Covered
covered/total bins:	6	6	-	
missing/total bins:	0	6	-	
% Hit:	100.00%	100	-	
Auto, Default and User Defined Bins:				
bin <auto[1],auto[1],auto[1]>	45	1	-	Covered
bin <auto[1],auto[1],auto[0]>	2018	1	-	Covered
bin <auto[0],auto[1],auto[1]>	98	1	-	Covered
bin <auto[0],auto[1],auto[0]>	752	1	-	Covered
bin <auto[1],auto[0],auto[0]>	4926	1	-	Covered
bin <auto[0],auto[0],auto[0]>	1957	1	-	Covered
Illegal and Ignore Bins:				
ignore_bin read_active_with_empty	204	-	Occurred	
Cross wr_rd_overflow_cross	100.00%	100	-	Covered

% Hit:	100.00%	100	-	
Auto, Default and User Defined Bins:				
bin <auto[1],auto[1],auto[1]>	1054	1	-	Covered
bin <auto[1],auto[1],auto[0]>	2555	1	-	Covered
bin <auto[1],auto[0],auto[1]>	1009	1	-	Covered
bin <auto[0],auto[1],auto[0]>	850	1	-	Covered
bin <auto[1],auto[0],auto[0]>	2465	1	-	Covered
bin <auto[0],auto[0],auto[0]>	2067	1	-	Covered
Illegal and Ignore Bins:				
ignore_bin write_active_with_overflow	0	-	ZERO	
Cross wr_rd_underflow_cross	100.00%	100	-	Covered
covered/total bins:	6	6	-	
missing/total bins:	0	6	-	
% Hit:	100.00%	100	-	
Auto, Default and User Defined Bins:				
bin <auto[1],auto[1],auto[1]>	77	1	-	Covered
bin <auto[1],auto[1],auto[0]>	1986	1	-	Covered
bin <auto[0],auto[1],auto[1]>	58	1	-	Covered
bin <auto[0],auto[1],auto[0]>	792	1	-	Covered
bin <auto[1],auto[0],auto[0]>	5020	1	-	Covered
bin <auto[0],auto[0],auto[0]>	2067	1	-	Covered
Illegal and Ignore Bins:				
ignore_bin read_active_with_underflow	0	-	ZERO	
Cross wr_rd_almostfull_cross	100.00%	100	-	Covered
covered/total bins:	6	6	-	
missing/total bins:	0	6	-	
% Hit:	100.00%	100	-	
Auto, Default and User Defined Bins:				
bin <auto[1],auto[1],auto[1]>	1355	1	-	Covered
bin <auto[1],auto[1],auto[0]>	365	1	-	Covered
bin <auto[1],auto[0],auto[0]>	708	1	-	Covered
bin <auto[1],auto[0],auto[0]>	4655	1	-	Covered
bin <auto[0],auto[1],auto[0]>	531	1	-	Covered
bin <auto[0],auto[0],auto[0]>	1534	1	-	Covered
Illegal and Ignore Bins:				
ignore_bin read_write_active_with_almostfull	319	-	Occurred	
ignore_bin write_active_with_almostfull	852	-	Occurred	
Cross wr_rd_almostempty_cross	100.00%	100	-	Covered
covered/total bins:	5	5	-	
missing/total bins:	0	5	-	
% Hit:	100.00%	100	-	
Auto, Default and User Defined Bins:				
bin <auto[1],auto[1],auto[1]>	185	1	-	Covered
bin <auto[1],auto[1],auto[0]>	1878	1	-	Covered
bin <auto[1],auto[0],auto[0]>	4845	1	-	Covered
bin <auto[0],auto[1],auto[0]>	805	1	-	Covered
bin <auto[0],auto[0],auto[0]>	1989	1	-	Covered
Illegal and Ignore Bins:				
ignore_bin read_write_active_with_almostempty	45	-	Occurred	
ignore_bin read_active_with_almostempty	253	-	Occurred	

COVERGROUP COVERAGE:					
Covergroup	Metric	Goal	Bins	Status	
TYPE /FIFO_coverage_pkg/FIFO_coverage/cg	100.00%	100	-	Covered	
covered/total bins:	58	58	-		
missing/total bins:	0	58	-		
% Hit:	100.00%	100	-		
Coverpoint wr_en_cp	100.00%	100	-	Covered	
covered/total bins:	2	2	-		
missing/total bins:	0	2	-		
% Hit:	100.00%	100	-		
bin auto[0]	2917	1	-	Covered	
bin auto[1]	7083	1	-	Covered	
Coverpoint rd_en_cp	100.00%	100	-	Covered	
covered/total bins:	2	2	-		
missing/total bins:	0	2	-		
% Hit:	100.00%	100	-		
bin auto[0]	7087	1	-	Covered	
bin auto[1]	2913	1	-	Covered	
Coverpoint wr_ack_cp	100.00%	100	-	Covered	
covered/total bins:	2	2	-		
missing/total bins:	0	2	-		
% Hit:	100.00%	100	-		
bin auto[0]	5952	1	-	Covered	
bin auto[1]	4048	1	-	Covered	
Coverpoint full_cp	100.00%	100	-	Covered	
covered/total bins:	2	2	-		
missing/total bins:	0	2	-		
% Hit:	100.00%	100	-		
bin auto[0]	5852	1	-	Covered	
bin auto[1]	4148	1	-	Covered	
Coverpoint empty_cp	100.00%	100	-	Covered	
covered/total bins:	2	2	-		
missing/total bins:	0	2	-		
% Hit:	100.00%	100	-		
bin auto[0]	9653	1	-	Covered	
bin auto[1]	347	1	-	Covered	
Coverpoint almostfull_cp	100.00%	100	-	Covered	
covered/total bins:	2	2	-		
missing/total bins:	0	2	-		
% Hit:	100.00%	100	-		
bin auto[0]	7428	1	-	Covered	
bin auto[1]	2572	1	-	Covered	
Coverpoint almostempty_cp	100.00%	100	-	Covered	
covered/total bins:	2	2	-		
missing/total bins:	0	2	-		
% Hit:	100.00%	100	-		
bin auto[0]	9517	1	-	Covered	
bin auto[1]	483	1	-	Covered	
Coverpoint overflow_cp	100.00%	100	-	Covered	
covered/total bins:	2	2	-		
missing/total bins:	0	2	-		
% Hit:	100.00%	100	-		
bin auto[0]	6391	1	-	Covered	
bin auto[1]	3669	1	-	Covered	
Coverpoint underflow_cp	100.00%	100	-	Covered	

```

% Hit: 100.00% 100 - Covered
bin auto[0] 9865 1 - Covered
bin auto[1] 135 1 - Covered
Cross wr_rd_wr_ack_cross 100.00% 100 - Covered
covered/total bins: 6 6 -
missing/total bins: 0 6 -
% Hit: 100.00% 100 -
Auto, Default and User Defined Bins:
bin <auto[1],auto[0],auto[1]> 1165 1 - Covered
bin <auto[1],auto[0],auto[1]> 2883 1 - Covered
bin <auto[1],auto[1],auto[0]> 898 1 - Covered
bin <auto[1],auto[0],auto[0]> 2137 1 - Covered
bin <auto[0],auto[1],auto[0]> 850 1 - Covered
bin <auto[0],auto[0],auto[0]> 2067 1 - Covered
Illegal and Ignore Bins:
ignore_bin_read_write_active_with_wr_ack 0 - ZERO
ignore_bin_write_active_with_wr_ack 0 - ZERO
Cross wr_rd_full_cross 100.00% 100 - Covered
covered/total bins: 5 5 -
missing/total bins: 0 5 -
% Hit: 100.00% 100 -
Auto, Default and User Defined Bins:
bin <auto[1],auto[0],auto[1]> 3305 1 - Covered
bin <auto[1],auto[1],auto[0]> 2063 1 - Covered
bin <auto[0],auto[1],auto[0]> 850 1 - Covered
bin <auto[1],auto[0],auto[0]> 1715 1 - Covered
bin <auto[0],auto[0],auto[0]> 1224 1 - Covered
Illegal and Ignore Bins:
ignore_bin_read_active_with_full 0 - ZERO
ignore_bin_write_active_with_full 843 - Occurred
Cross wr_rd_empty_cross 100.00% 100 - Covered
covered/total bins: 6 6 -
missing/total bins: 0 6 -
% Hit: 100.00% 100 -
Auto, Default and User Defined Bins:
bin <auto[1],auto[1],auto[1]> 45 1 - Covered
bin <auto[1],auto[1],auto[0]> 2018 1 - Covered
bin <auto[0],auto[1],auto[1]> 98 1 - Covered
bin <auto[0],auto[1],auto[0]> 752 1 - Covered
bin <auto[1],auto[0],auto[0]> 4926 1 - Covered
bin <auto[0],auto[0],auto[0]> 1957 1 - Covered
Illegal and Ignore Bins:
ignore_bin_read_active_with_empty 204 - Occurred
Cross wr_rd_overflow_cross 100.00% 100 - Covered
covered/total bins: 6 6 -
missing/total bins: 0 6 -
% Hit: 100.00% 100 -
Auto, Default and User Defined Bins:
bin <auto[1],auto[1],auto[1]> 1054 1 - Covered
bin <auto[1],auto[0],auto[1]> 2555 1 - Covered
bin <auto[1],auto[1],auto[0]> 1009 1 - Covered
bin <auto[0],auto[1],auto[0]> 850 1 - Covered
bin <auto[1],auto[0],auto[0]> 2465 1 - Covered
bin <auto[0],auto[0],auto[0]> 2067 1 - Covered
Illegal and Ignore Bins:
ignore_bin_write_active_with_overflow 0 - ZERO
Cross wr_rd_underflow_cross 100.00% 100 - Covered
covered/total bins: 6 6 -
missing/total bins: 0 6 -
% Hit: 100.00% 100 -
bin cauto[1].auto[1].auto[1]> 77 1 - Covered
bin cauto[1].auto[1].auto[0]> 1986 1 - Covered
bin cauto[0].auto[1].auto[1]> 58 1 - Covered
bin cauto[1].auto[0].auto[1]> 792 1 - Covered
bin cauto[1].auto[1].auto[0]> 5020 1 - Covered
bin cauto[0].auto[0].auto[0]> 2067 1 - Covered
Illegal and Ignore Bins:
ignore_bin_read_active_with_underflow 0 - ZERO
Cross wr_rd_almostfull_cross 100.00% 100 - Covered
covered/total bins: 6 6 -
missing/total bins: 0 6 -
% Hit: 100.00% 100 -
Auto, Default and User Defined Bins:
bin <auto[1],auto[1],auto[1]> 1355 1 - Covered
bin <auto[1],auto[0],auto[1]> 365 1 - Covered
bin <auto[1],auto[1],auto[0]> 7008 1 - Covered
bin <auto[0],auto[1],auto[0]> 4055 1 - Covered
bin <auto[0],auto[1],auto[0]> 531 1 - Covered
bin <auto[1],auto[0],auto[0]> 1554 1 - Covered
Illegal and Ignore Bins:
ignore_bin_read_write_active_with_almostfull 319 - Occurred
ignore_bin_write_active_with_almostfull 852 - Occurred
Cross wr_rd_almostempty_cross 100.00% 100 - Covered
covered/total bins: 5 5 -
missing/total bins: 0 5 -
% Hit: 100.00% 100 -
Auto, Default and User Defined Bins:
bin <auto[1],auto[1],auto[1]> 185 1 - Covered
bin <auto[1],auto[0],auto[1]> 416 1 - Covered
bin <auto[1],auto[1],auto[0]> 4845 1 - Covered
bin <auto[0],auto[1],auto[0]> 805 1 - Covered
bin <auto[0],auto[1],auto[0]> 1989 1 - Covered
Illegal and Ignore Bins:
ignore_bin_read_write_active_with_almostempty 45 - Occurred
ignore_bin_read_active_with_almostempty 253 - Occurred

TOTAL COVERGROUP COVERAGE: 100.00% COVERGROUP TYPES: 1
DIRECTIVE COVERAGE:
-----+-----+-----+-----+-----+-----+
Name Design Unit Design Unit Lang File(Line) Hits Status
-----+-----+-----+-----+-----+-----+
/FIFO_top/dut/c1 FIFO Verilog SVA D:/Digital Verification debloba/Projects/project1(FIFO)/FIFI_PROJECT/FIFO_after.sv(87) 281 Covered
/FIFO_top/dut/c2 FIFO Verilog SVA D:/Digital Verification debloba/Projects/project1(FIFO)/FIFI_PROJECT/FIFO_after.sv(95) 3968 Covered
/FIFO_top/dut/c3 FIFO Verilog SVA D:/Digital Verification debloba/Projects/project1(FIFO)/FIFI_PROJECT/FIFO_after.sv(103) 100 Covered
/FIFO_top/dut/c4 FIFO Verilog SVA D:/Digital Verification debloba/Projects/project1(FIFO)/FIFI_PROJECT/FIFO_after.sv(111) 108 Covered
/FIFO_top/dut/c5 FIFO Verilog SVA D:/Digital Verification debloba/Projects/project1(FIFO)/FIFI_PROJECT/FIFO_after.sv(119) 344 Covered
/FIFO_top/dut/c6 FIFO Verilog SVA D:/Digital Verification debloba/Projects/project1(FIFO)/FIFI_PROJECT/FIFO_after.sv(127) 4059 Covered
/FIFO_top/dut/c7 FIFO Verilog SVA D:/Digital Verification debloba/Projects/project1(FIFO)/FIFI_PROJECT/FIFO_after.sv(135) 4059 Covered

```

Name	Design Unit	Design UnitType	Lang	File(Line)	Hits	Status
/FIFO_top/dut/c1	FIFO	Verilog	SVA	D:/Digital Verification debloma/Projects/project1(FIFO)/FIFI_PROJECT/FIFO_after.sv(87)	203	Covered
/FIFO_top/dut/c2	FIFO	Verilog	SVA	D:/Digital Verification debloma/Projects/project1(FIFO)/FIFI_PROJECT/FIFO_after.sv(95)	3968	Covered
/FIFO_top/dut/c3	FIFO	Verilog	SVA	D:/Digital Verification debloma/Projects/project1(FIFO)/FIFI_PROJECT/FIFO_after.sv(103)	2835	Covered
/FIFO_top/dut/c4	FIFO	Verilog	SVA	D:/Digital Verification debloma/Projects/project1(FIFO)/FIFI_PROJECT/FIFO_after.sv(111)	108	Covered
/FIFO_top/dut/c5	FIFO	Verilog	SVA	D:/Digital Verification debloma/Projects/project1(FIFO)/FIFI_PROJECT/FIFO_after.sv(119)	344	Covered
/FIFO_top/dut/c6	FIFO	Verilog	SVA	D:/Digital Verification debloma/Projects/project1(FIFO)/FIFI_PROJECT/FIFO_after.sv(127)	4059	Covered
/FIFO_top/dut/c7	FIFO	Verilog	SVA	D:/Digital Verification debloma/Projects/project1(FIFO)/FIFI_PROJECT/FIFO_after.sv(135)	2517	Covered
/FIFO_top/dut/c8	FIFO	Verilog	SVA	D:/Digital Verification debloma/Projects/project1(FIFO)/FIFI_PROJECT/FIFO_after.sv(143)	476	Covered
/FIFO_top/dut/c9	FIFO	Verilog	SVA	D:/Digital Verification debloma/Projects/project1(FIFO)/FIFI_PROJECT/FIFO_after.sv(151)	2829	Covered
/FIFO_top/dut/c10	FIFO	Verilog	SVA	D:/Digital Verification debloma/Projects/project1(FIFO)/FIFI_PROJECT/FIFO_after.sv(159)	779	Covered
/FIFO_top/dut/c11	FIFO	Verilog	SVA	D:/Digital Verification debloma/Projects/project1(FIFO)/FIFI_PROJECT/FIFO_after.sv(167)	9798	Covered

TOTAL DIRECTIVE COVERAGE: 100.00% COVERS: 11
Total Coverage By Instance (filtered view): 100.00%