

FIFO

UVM Project

**By: Mohammed
Anwar Abd allatif**

Under supervision of Eng. Kareem Waseem



Design has 6 bugs:

1. Reset signals overflow, wr_ack and underflow (data_out not to be included)
2. Unhandled 2 cases:


- If a read and write enables were high and the FIFO was empty, only writing will take place.
- If a read and write enables were high and the FIFO was full, only reading will take place.

3. underflow is sequential not combinational.
4. almostfull flag: FIFO_DEPTH-2 corrected to FIFO_DEPTH-1.
5. When successful write operation has occurred, overflow can't be high.
6. When successful read operation has occurred, underflow can't be high.

Verification plan:

Label	Description	Stimulus Generation	Functional Coverage	Functionality Check
LABEL1	When the rst_n is asserted. All flags & internal signals should equal 0	Randomized less often 95 off & 5% on during the simulation	-	Immediate assertion to check async rst_n functionality as it is async
LABEL2	When rst_n is deactivated & the FIFO is full of elements (conut=depth). The full flag should be high	Randomized, Write enable to be high with distribution of the value WR_EN_ON_DIST and to be low with 100-WR_EN_ON_DIST during the simulation	Cross coverage: WRITE_READ_FULL_CROSS, covers write & read enables and full flag	Immediate assertion to check full flag functionality as it is combinational
LABEL3	When rst_n is deactivated & the FIFO has one element left(conut=depth-1). The almostfull flag should be high	Randomized, Write enable to be high with distribution of the value WR_EN_ON_DIST and to be low with 100-WR_EN_ON_DIST during the simulation	Cross coverage: WRITE_READ_ALMOST_FULL_CROSS, covers write & read enables and almostfull flag	Immediate assertion to check almostfull flag functionality as it is combinational
LABEL4	When rst_n is deactivated & the FIFO has no element inside (conut=0). The empty flag should be high	Randomized, Read enable to be high with distribution of the value RD_EN_ON_DIST and to be low with 100-RD_EN_ON_DIST during the simulation	Cross coverage: WRITE_READ_EMPTY_CROSS, covers write & read enables and empty flag	Immediate assertion to check empty flag functionality as it is combinational
LABEL5	When rst_n is deactivated & the FIFO has only one element inside (conut=1). The empty flag should be high	Randomized, Read enable to be high with distribution of the value RD_EN_ON_DIST and to be low with 100-RD_EN_ON_DIST during the simulation	Cross coverage: WRITE_READ_ALMOSTEMPTY_CROSS, covers write & read enables and almostempty flag	Immediate assertion to check almostempty flag functionality as it is combinational
LABEL6	When rst_n is deactivated & the FIFO is full. The wr_ack flag should be high and wr_ptr should increment	Randomized, Write enable to be high with distribution of the value WR_EN_ON_DIST and to be low with 100-WR_EN_ON_DIST during the simulation	Cross coverage: WRITE_READ_WR_ACK_CROSS, covers write & read enables and wr_ack flag	Concurrent assertion to check wr_ptr & wr_ack flag functionality as they are sequential
LABEL7	When rst_n is deactivated. You want to read & the FIFO is full. The overflow flag should be high	Randomized, Write enable to be high with distribution of the value WR_EN_ON_DIST and to be low with 100-WR_EN_ON_DIST during the simulation	Cross coverage: WRITE_READ_OVERFLOW_CROSS, covers write & read enables and overflow flag	Concurrent assertion to check overflow flag functionality as it is sequential
LABEL8	When rst_n is deactivated, You want to read & the FIFO is not empty rd_ptr should increment and data_out should equal memory p[rl]	Randomized, Read enable to be high with distribution of the value RD_EN_ON_DIST and to be low with 100-RD_EN_ON_DIST during the simulation	-	Concurrent assertion to check rd_ptr functionality as it is sequential, data_out checked against reference model to check functionality
LABEL9	When rst_n is deactivated, You want to read & the FIFO is empty underflow flag should be high	Randomized, Read enable to be high with distribution of the value RD_EN_ON_DIST and to be low with 100-RD_EN_ON_DIST during the simulation	Cross coverage: WRITE_READ_UNDERFLOW_CROSS, covers write & read enables and underflow flag	Concurrent assertion to check underflow flag functionality as it is sequential

UVM testbench structure: FIFO_top



Testbench flow

- FIFO_top module:
 1. instantiates the DUT, FIFO_interface & bind assertions (FIFO_SVA).
 2. Generate the clock.
 3. Passes interface (virtual FIFO_interface) using configuration database (Shared database between components).
 4. Runs test.
- FIFO_test:
 1. Build the FIFO_env & Sequences.

2. Retrieve the virtual interface from the configuration database by configuration object (Object holds configuration settings and parameters for UVM components).
 3. Sets the configuration object into the configuration database.
 4. Builds the environment (FIFO_env) 5. Starts sequences on the sequencer.
- Sequences:
 1. There are 5 sequences: Reset, Write only, Read only, Write Read & write read empty sequences.
 2. Core stimulus of any verification plan.
 3. Written within task body.
 - FIFO_sequence_item:
 1. Data fields to communicate with DUT (Input & Output signals).
 2. Randomizes signals.
 3. Constraints blocks are added here to ensure verification plan. □ FIFO_env:
Builds and connects scoreboard (FIFO_scoreboard), Coverage collector (FIFO_coverage), agent (FIFO_agent) and analysis components (Ports & Exports).
 - FIFO_sequencer:
Generates transactions as class objects and sends it to the driver (FIFO_driver) for execution.
 - FIFO_driver:
 1. Pulls the next item from the sequencer.
 2. Drives the sequence item in the run_phase task using the virtual interface.
 - FIFO_monitor:
Captures signals information from DUT, translates it into sequence items and finally sends it analysis components (Ports & Exports).
 - FIFO_scoreboard:
 1. Receives sequence items from the monitor.

- Runs input signals to the reference model (Task or Module but I have used a task) to compare the DUT output with the expected output to check the functionality of the FIFO.
- FIFO_coverage:
 - Receives sequence items from the monitor.
 - Contains the covergroups to ensure the verification plan.
 - Samples the data fields for **functional coverage**.

2 Assertions table:

Feature	Assertion
Whenever the rst_n is active, All sequential flags and internal signals should be low.	<pre> 7 // SVA1: Reset state checks 8 always_comb begin 9 if (!if_obj.rst_n) begin 10 q1: assert final ((!if_obj.wr_ack) && (!if_obj.overflow) && (!if_obj.underflow) && 11 (!IFIFO.wr_ptr) && (!IFIFO.rd_ptr) && (!IFIFO.count)); 12 c1: cover final ((!if_obj.wr_ack) && (!if_obj.overflow) && (!if_obj.underflow) && 13 (!IFIFO.wr_ptr) && (!IFIFO.rd_ptr) && (!IFIFO.count)); 14 end 15 end 16 17 18 // SVA6: Reset state (using property) 19 property p1; 20 @posedge if_obj.clk or negedge if_obj.rst_n 21 !if_obj.rst_n -> ((!if_obj.wr_ack) && (!if_obj.overflow) && (!if_obj.underflow) && 22 (!IFIFO.wr_ptr) && (!IFIFO.rd_ptr) && (!IFIFO.count)); 23 endproperty 24 q2: assert property(p1); 25 c2: cover property(p1); </pre>
Whenever the rst_n is deactivated & number of FIFO elements equal FIFO maximum depth, full flag should be high.	<pre> // SVA2: Full condition always_comb begin if ((if_obj.rst_n) && (FIFO.count == if_obj.FIFO_DEPTH)) begin FULL_Assertion: assert final (if_obj.full); FULL_COVER: cover (if_obj.full); end end </pre>
Whenever the rst_n is deactivated & number of FIFO elements equal zero, empty flag should be high.	<pre> 14 15 // SVA3: Empty condition 16 always_comb begin 17 if ((if_obj.rst_n) && (FIFO.count == 0)) begin 18 empty_Assertion: assert final (if_obj.empty); 19 empty_COVER: cover (if_obj.empty); 20 end 21 end 22 </pre>

<p>Whenever the rst_n is deactivated & number of FIFO elements equal FIFO maximum depth -1, almostfull flag should be high.</p>	<pre> 33 // SVA4: Almost full 34 always_comb begin 35 if ((if_obj.rst_n) && (FIFO.count == if_obj.FIFO_DEPTH - 1)) begin 36 almostfull_Assertion: assert final (if_obj.almostfull); 37 almostfull_COVER: cover (if_obj.almostfull); 38 end 39 end </pre>
<p>Whenever the rst_n is deactivated & number of FIFO elements equal 1, almostempty flag should be high.</p>	<pre> 40 // SVA5: Almost empty 41 always_comb begin 42 if ((if_obj.rst_n) && (FIFO.count == 1)) begin 43 almostempty_Assertion: assert final (if_obj.almostempty); 44 almostempty_COVER: cover (if_obj.almostempty); 45 end 46 end </pre>
<p>Whenever the rst_n is deactivated, Write enable is high & FIFO is not full, wr_ack should be high & wr_ptr should increment.</p>	<pre> 57 // SVA7: Write pointer increment 58 property p2; 59 @(posedge if_obj.clk) disable iff(!if_obj.rst_n) 60 (if_obj.wr_en && !if_obj.full) => 61 (if_obj.wr_ack && ((FIFO.wr_ptr == \$past(FIFO.wr_ptr) + 1'b1) 62 (FIFO.wr_ptr == 0 && \$past(FIFO.wr_ptr) + 1'b1 == 8))); 63 endproperty 64 q3: assert property(p2); 65 c3: cover property(p2); </pre>
<p>Whenever the rst_n is deactivated, Write enable is high & FIFO is full, overflow should be high.</p>	<pre> 67 // SVA8: Overflow check 68 property p3; 69 @(posedge if_obj.clk) disable iff(!if_obj.rst_n) 70 (if_obj.wr_en && if_obj.full) => (if_obj.overflow); 71 endproperty 72 q4: assert property(p3); 73 c4: cover property(p3); </pre>
<p>Whenever the rst_n is deactivated, Read enable is high & number of FIFO elements doesn't equal zero, rd_ptr should increment.</p>	<pre> 75 // SVA9: Read pointer increment 76 property p4; 77 @(posedge if_obj.clk) disable iff(!if_obj.rst_n) 78 (if_obj.rd_en && FIFO.count != 0) => 79 ((FIFO.rd_ptr == \$past(FIFO.rd_ptr) + 1) 80 (FIFO.rd_ptr == 0 && \$past(FIFO.rd_ptr) + 1'b1 == 8)); 81 endproperty 82 q5: assert property(p4); 83 c5: cover property(p4); </pre>
<p>Whenever the rst_n is deactivated, Read enable is high & FIFO is empty, underflow should be high.</p>	<pre> 85 // SVA10: Underflow check 86 property p5; 87 @(posedge if_obj.clk) disable iff(!if_obj.rst_n) 88 (if_obj.rd_en && if_obj.empty) => (if_obj.underflow); 89 endproperty 90 q6: assert property(p5); 91 c6: cover property(p5); </pre>

<p>Whenever the rst_n is deactivated, Write enable is high & FIFO is not full, Write operation should take place.</p>	<pre> 94 // SVA11: FIFO count increment (write only) 95 property p6; 96 @(posedge if_obj.clk) disable iff(!if_obj.rst_n) 97 (({if_obj.wr_en, if_obj.rd_en} == 2'b10) && !if_obj.full) => 98 (FIFO.count == \$past(FIFO.count) + 1'b1); 99 endproperty 00 q7: assert property(p6); 01 c7: cover property(p6); 02 </pre>
<p>Whenever the rst_n is deactivated, read enable is high & FIFO is not empty, Read operation should take place.</p>	<pre> 102 103 // SVA12: FIFO count decrement (read only) 104 property p7; 105 @(posedge if_obj.clk) disable iff(!if_obj.rst_n) 106 (({if_obj.wr_en, if_obj.rd_en} == 2'b01) && !if_obj.empty) => 107 (FIFO.count == \$past(FIFO.count) - 1'b1); 108 endproperty 109 q8: assert property(p7); 110 c8: cover property(p7); </pre>
<p>Whenever the rst_n is deactivated, Both of read & write enables are high & FIFO is empty, Write operation should take place.</p>	<pre> 112 113 // SVA13: Simultaneous write+read when full (count should decrement) 114 property p8; 115 @(posedge if_obj.clk) disable iff(!if_obj.rst_n) 116 (({if_obj.wr_en, if_obj.rd_en} == 2'b11) && if_obj.full) => 117 (FIFO.count == \$past(FIFO.count) - 1'b1); 118 endproperty 119 q9: assert property(p8); 120 c9: cover property(p8); </pre>
<p>Whenever the rst_n is deactivated, Both of read & write enables are high & FIFO is not full, Read operation should take place.</p>	<pre> 121 122 // SVA14: Simultaneous write+read when empty (count should increment) 123 property p9; 124 @(posedge if_obj.clk) disable iff(!if_obj.rst_n) 125 (({if_obj.wr_en, if_obj.rd_en} == 2'b11) && if_obj.empty) => 126 (FIFO.count == \$past(FIFO.count) + 1'b1); 127 endproperty 128 q10: assert property(p9); 129 c10: cover property(p9); 130 131 endmodule </pre>

3 Design code before debug :

```

D: > Digital Verification debroma > Projects > Project2(FIFO WITH UVM) > FIFO.UVM > FIFO.sv
5 // Description: FIFO Design
6 //
7 /////////////////////////////////////////////////
8 module FIFO(data_in, wr_en, rd_en, clk, rst_n, full, empty, almostfull, almostempty, wr_ack, overflow, underflow, data_out);
9 parameter FIFO_WIDTH = 16;
10 parameter FIFO_DEPTH = 8;
11 input [FIFO_WIDTH-1:0] data_in;
12 input clk, rst_n, wr_en, rd_en;
13 output reg [FIFO_WIDTH-1:0] data_out;
14 output reg wr_ack, overflow;
15 output reg full, empty, almostfull, almostempty, underflow;
16
17 localparam max_fifo_addr = $clog2(FIFO_DEPTH);
18
19 reg [FIFO_WIDTH-1:0] mem [FIFO_DEPTH-1:0];
20
21 reg [max_fifo_addr-1:0] wr_ptr, rd_ptr;
22 reg [max_fifo_addr:0] count;
23
24 always @(posedge clk or negedge rst_n) begin
25   if (!rst_n) begin
26     | wr_ptr <= 0;
27   end
28   else if (wr_en && count < FIFO_DEPTH) begin
29     mem[wr_ptr] <= data_in;
30     wr_ack <= 1;
31     wr_ptr <= wr_ptr + 1;
32   end
33   else begin
34     wr_ack <= 0;
35     if (full & wr_en)
36     | overflow <- 1;
37     else
38     | overflow <- 0;
39   end
40 end
41
42 always @(posedge clk or negedge rst_n) begin
43   if (!rst_n) begin
44     | rd_ptr <= 0;
45   end
46   else if (rd_en && count != 0) begin
47     | data_out <- mem[rd_ptr];
48     rd_ptr <= rd_ptr + 1;
49   end
50 end
51
52 always @(posedge clk or negedge rst_n) begin
53   if (!rst_n) begin
54     | count <= 0;
55   end
56   else begin
57     if (((wr_en, rd_en) == 2'b10) && !full)
58     | count <= count + 1;
59     else if (((wr_en, rd_en) == 2'b01) && !empty)
60     | count <= count - 1;
61   end
62 end
63
64 assign full = (count == FIFO_DEPTH)? 1 : 0;
65 assign empty = (count == 0)? 1 : 0;
66 assign underflow = (empty && rd_en)? 1 : 0;
67 assign almostfull = (count == FIFO_DEPTH-2)? 1 : 0;
68 assign almostempty = (count == 1)? 1 : 0;
69
70 endmodule

```

Design after debug :

```

D: > Digital Verification debroma > Projects > Project2(FIFO WITH UVM) > FIFO_UVM > FIFO_if_obj.sv
1 module FIFO(IFIFO_if.DUT_if_obj);
2
3
4 // declaration of Memory (FIFO)
5 reg [if_obj.FIFO_WIDTH-1:0] mem [if_obj.FIFO_DEPTH-1:0];
6
7 // Declaration of read & write pointers
8 reg [if_obj.max_fifo_addr-1:0] wr_ptr, rd_ptr;
9 reg [if_obj.max_fifo_addr:0] count; // extra bit to distinguish between full & empty flags & it represents the fill level of the FIFO
10
11 // always block specialized for writing operation
12 always @(posedge if_obj.clk or negedge if_obj.rst_n) begin
13   if (!if_obj.rst_n) begin
14     wr_ptr <= 0;
15     if_obj.overflow <= 0;
16     if_obj.wr_ack <= 0; // reset the sequential outputs as wr_ack , overflow
17   end
18   else if (if_obj.wr_en && count < if_obj.FIFO_DEPTH) begin
19     mem[wr_ptr] <= if_obj.data_in;
20     if_obj.wr_ack <= 1;
21     wr_ptr <= wr_ptr + 1;
22     if_obj.overflow <= 0 ;
23   end
24   else begin
25     if_obj.wr_ack <= 0;
26     if (if_obj.full && if_obj.wr_en)
27     | if_obj.overflow <= 1;
28     else
29     | if_obj.overflow <= 0;
30   end
31 end
32
33 // always block specialized for reading operation
34 always @(posedge if_obj.clk or negedge if_obj.rst_n) begin
35   if (!if_obj.rst_n) begin
36     rd_ptr <= 0;
37     if_obj.underflow <= 0;
38   end
39 end
40 else if (if_obj.rd_en && count != 0) begin
41   if_obj.data_out <- mem[rd_ptr];
42   rd_ptr <= rd_ptr + 1;
43   if_obj.underflow <= 0;
44 end
45 else begin
46   if(if_obj.empty && if_obj.rd_en)
47   | if_obj.underflow <= 1;
48   else
49   | if_obj.underflow <= 0;
50 end
51
52 end
53

```

```

54 // always block specialized for counter signal
55 always @(posedge if_obj.clk or negedge if_obj.rst_n) begin
56     if (!if_obj.rst_n) begin
57         count <= 0;
58     end
59     else begin
60         if ((if_obj.wr_en, if_obj.rd_en) == 2'b10) && !if_obj.full)
61             count <= count + 1;
62         else if ((if_obj.wr_en, if_obj.rd_en) == 2'b01) && !if_obj.empty)
63             count <= count - 1;
64         else if ((if_obj.wr_en, if_obj.rd_en) == 2'b11) && if_obj.full)      // priority for write operation
65             count <= count - 1;
66         else if ((if_obj.wr_en, if_obj.rd_en) == 2'b11) && if_obj.empty)      // priority for read operation
67             count <= count + 1;
68     end
69 end
70
71 // continuous assignment for the combinational outputs
72 assign if_obj.full = (count == if_obj.FIFO_DEPTH)? 1 : 0;
73 assign if_obj.empty = (count == 0)? 1 : 0;
74 assign if_obj.almostfull = (count == if_obj.FIFO_DEPTH-1)? 1 : 0;
75 assign if_obj.almostempty = (count == 1)? 1 : 0;
76
77 endmodule

```

FIFO_SVA(assertion) :

```

1 module #FIFO_SVA(FIFO_if.DUT if_obj);
2
3 //=====
4 // Assertions + Cover Properties
5 //=====
6
7 // SVA1: Reset state checks
8 always_comb begin
9     if (!if_obj.rst_n) begin
10         q1: assert final ((if_obj.wr_ack) && (!if_obj.overflow) && (!if_obj.underflow) &&
11                         (!FIFO.wr_ptr) && (!FIFO.rd_ptr) && (!FIFO.count));
12         c1: cover final ((if_obj.wr_ack) && (!if_obj.overflow) && (!if_obj.underflow) &&
13                         (!FIFO.wr_ptr) && (!FIFO.rd_ptr) && (!FIFO.count));
14     end
15 end
16
17 // SVA2: Full condition
18 always_comb begin
19     if ((if_obj.rst_n) && (FIFO.count == if_obj.FIFO_DEPTH)) begin
20         FULL_assertion: assert final (if_obj.full);
21         FULL_COVER: cover (if_obj.full);
22     end
23 end
24
25 // SVA3: Empty condition
26 always_comb begin
27     if ((if_obj.rst_n) && (FIFO.count == 0)) begin
28         empty_assertion: assert final (if_obj.empty);
29         empty_COVER: cover (if_obj.empty);
30     end
31 end
32
33 // SVA4: Almost full
34 always_comb begin
35     if ((if_obj.rst_n) && (FIFO.count == if_obj.FIFO_DEPTH - 1)) begin
36         almostfull_assertion: assert final (if_obj.almostfull);
37         almostfull_COVER: cover (if_obj.almostfull);
38     end
39 end
40
41 // SVA5: Almost empty
42 always_comb begin
43     if ((if_obj.rst_n) && (FIFO.count == 1)) begin
44         almostempty_assertion: assert final (if_obj.almostempty);
45         almostempty_COVER: cover (if_obj.almostempty);
46     end
47 end
48
49 // SVA6: Reset state (using property)
50 property p1;
51     @(posedge if_obj.clk or negedge if_obj.rst_n)
52     if_obj.rst_n |> ((if_obj.wr_ack) && (!if_obj.overflow) && (!if_obj.underflow) &&
53                         (!FIFO.wr_ptr) && (!FIFO.rd_ptr) && (!FIFO.count));
54 endproperty
55 q2: assert property(p1);
56 c2: cover property(p1);
57

```

```

58 // SVA7: Write pointer increment
59 property p2;
60   @(posedge if_obj.clk) disable iff(!if_obj.rst_n)
61   |(if_obj.wr_en && if_obj.full) |=>
62   |  (if_obj.wr_ack && ((FIFO.wr_ptr == $past(FIFO.wr_ptr) + 1'b1) ||
63   |  (FIFO.wr_ptr == 0 && $past(FIFO.wr_ptr) + 1'b1 == 8)));
64 endproperty
65 q3: assert property(p2);
66 c3: cover property(p2);
67
68 // SVA8: Overflow check
69 property p3;
70   @(posedge if_obj.clk) disable iff(!if_obj.rst_n)
71   |(if_obj.wr_en && if_obj.full) |=> (if_obj.overflow);
72 endproperty
73 q4: assert property(p3);
74 c4: cover property(p3);
75
76 // SVA9: Read pointer increment
77 property p4;
78   @(posedge if_obj.clk) disable iff(!if_obj.rst_n)
79   |(if_obj.rd_en && FIFO.count != 0) |=>
80   |  ((FIFO.rd_ptr == $past(FIFO.rd_ptr) + 1) ||
81   |  (FIFO.rd_ptr == 0 && $past(FIFO.rd_ptr) + 1'b1 == 8));
82 endproperty
83 q5: assert property(p4);
84 c5: cover property(p4);
85
86 // SVA10: Underflow check
87 property p5;
88   @(posedge if_obj.clk) disable iff(!if_obj.rst_n)
89   |(if_obj.rd_en && if_obj.empty) |=> (if_obj.underflow);
90 endproperty
91 q6: assert property(p5);
92 c6: cover property(p5);
93
94 // SVA11: FIFO count increment (write only)
95 property p6;
96   @(posedge if_obj.clk) disable iff(!if_obj.rst_n)
97   |((if_obj.wr_en, if_obj.rd_en) == 2'b00) && !if_obj.full) |=>
98   |  (FIFO.count == $past(FIFO.count) + 1'b1);
99 endproperty
100 q7: assert property(p6);
101 c7: cover property(p6);
102
103 // SVA12: FIFO count decrement (read only)
104 property p7;
105   @(posedge if_obj.clk) disable iff(!if_obj.rst_n)
106   |((if_obj.wr_en, if_obj.rd_en) == 2'b01) && !if_obj.empty) |=>
107   |  (FIFO.count == $past(FIFO.count) - 1'b1);
108 endproperty
109 q8: assert property(p7);
110 c8: cover property(p7);
111
112 // SVA13: Simultaneous write+read when full (count should decrement)
113 property p8;
114   @(posedge if_obj.clk) disable iff(!if_obj.rst_n)
115   |((if_obj.wr_en, if_obj.rd_en) == 2'b11) && if_obj.full) |=>
116   |  (FIFO.count == $past(FIFO.count) - 1'b1);
117 endproperty
118 q9: assert property(p8);
119 c9: cover property(p8);
120
121 // SVA14: Simultaneous write+read when empty (count should increment)
122 property p9;
123   @(posedge if_obj.clk) disable iff(!if_obj.rst_n)
124   |((if_obj.wr_en, if_obj.rd_en) == 2'b11) && if_obj.empty) |=>
125   |  (FIFO.count == $past(FIFO.count) + 1'b1);
126 endproperty
127 q10: assert property(p9);
128 c10: cover property(p9);
129
130 endmodule
131

```

Interface:

```

D: > Digital Verification debloma > Projects > Project2(FIFO WITH UVM) > FIFO_UVM > FIFO_Interface.sv
  1 interface FIFO_if(clk);
  2   input bit clk;
  3
  4   // parameter Declaration
  5   parameter FIFO_WIDTH = 16;
  6   parameter FIFO_DEPTH = 8;
  7   localparam max_fifo_addr = $clog2(FIFO_DEPTH);
  8
  9   //----- input declaration -----
 10  logic [FIFO_WIDTH:0] data_in ;
 11  logic rst_n, wr_en, rd_en;
 12
 13  //----- output declaration -----
 14  logic [FIFO_WIDTH-1:0] data_out;
 15  logic wr_ack, overflow;
 16  logic full, empty, almostfull, almostempty, underflow;
 17
 18  // _____ MODPORTS _____
 19
 20  modport DUT (input clk, data_in, rst_n, wr_en, rd_en, output data_out, wr_ack, overflow, full, empty, almostfull, almostempty, underflow);
 21
 22
 23
 24
 25 endinterface
 26
 27

```

FIFP_top :

```

D: > Digital Verification debloma > Projects > Project2(FIFO WITH UVM) > FIFO_UVM > FIFO_top.sv
  1 import uvm_pkg::*;
  2 `include "uvm_macros.svh"
  3 import FIFO_test_pkg::*;
  4 module FIFO_top();
  5   bit clk;
  6   initial begin
  7     clk=0;
  8     forever begin
  9       #1 clk = ~clk;
 10    end
 11   end
 12   FIFO_if if_obj(clk);
 13   FIFO DUT(if_obj);
 14
 15
 16   bind FIFO FIFO_SVA SAV(if_obj);
 17   initial begin
 18     uvm_config_db#(virtual FIFO_if)::set(null,"uvm_test_top","FIFO_IF",if_obj);
 19     run_test("FIFO_test");
 20   end
 21
 22 endmodule

```

FIFO_test:

```

D: > Digital Verification deblooma > Projects > Project2(FIFO WITH UVM) > FIFO_UVM > FIFO_test_pkg.sv
  1 package FIFO_test_pkg;
  2   `include "uvm_macros.svh"
  3   import uvm_pkg::*;
  4   import FIFO_env_pkg::*;
  5   import FIFO_sequence_pkg::*;
  6   import FIFO_config_obj_pkg::*;
  7
  8 class FIFO_test extends uvm_test;
  9   `uvm_component_utils(FIFO_test);
 10
 11   FIFO_env env;
 12   virtual FIFO_IF fifo_driver_vif;
 13   FIFO_object fifo_config_obj_test; // Replace object with the correct config class type
 14   FIFO_reset_sequence reset_seq;
 15   FIFO_read_only_sequence read_seq;
 16   FIFO_write_only_sequence write_seq;
 17   FIFO_read_write_sequence rd_wr_seq;
 18   FIFO_read_write_empty_sequence rd_wr_em_seq;
 19   // _____ COSTRUCTOR _____
 20   function new(string name = "FIFO_test", uvm_component parent = null);
 21     super.new(name, parent);
 22   endfunction
 23
 24   //***** BUILD PHASE *****/
 25   function void build_phase(uvm_phase phase);
 26     super.build_phase(phase);
 27     env = FIFO_env::type_id::create("env", this);
 28
 29     // Replace object with ALSU_config (the correct class type for the configuration object)
 30     fifo_config_obj_test = FIFO_object::type_id::create("fifo_config_obj_test", this);
 31     // create your five sequence
 32
 33     reset_seq = FIFO_reset_sequence::type_id::create("reset_seq");
 34     write_seq = FIFO_write_only_sequence::type_id::create("write_seq");
 35     read_seq = FIFO_read_only_sequence::type_id::create("read_seq");
 36     rd_wr_seq = FIFO_read_write_sequence::type_id::create("rd_wr_seq");
 37     rd_wr_em_seq=FIFO_read_write_empty_sequence::type_id::create("rd_wr_em_seq");
 38     // Retrieve the virtual interface from the config object
 39     if (!uvm_config_db #(virtual FIFO_if)::get(this, "", "FIFO_IF", fifo_config_obj_test.fifo_config_vif)) begin
 40       `uvm_fatal("build_phase", "the test unable to get the virtual interface");
 41     end
 42     fifo_config_obj_test.sel_mod = UVM_ACTIVE;
 43
 44     uvm_config_db #(FIFO_object)::set(this, "", "CGO", fifo_config_obj_test); // Set the config object in the DB
 45   endfunction
 46
 47   //***** RUN PHASE *****/
 48   task run_phase(uvm_phase phase);
 49     super.run_phase(phase);
 50     phase.raise_objection(this);
 51
 52     // Reset sequence
 53     `uvm_info("run_phase", "reset asserted", UVM_LOW);
 54     reset_seq.start(env.agt.sqr);
 55     `uvm_info("run_phase", "reset deasserted", UVM_LOW);
 56
 57     // READ sequence
 58     `uvm_info("run_phase", "WRITE started", UVM_LOW);
 59     write_seq.start(env.agt.sqr);
 60     `uvm_info("run_phase", "WRITE ended", UVM_LOW);
 61
 62     // WRITE sequence
 63     `uvm_info("run_phase", "READ started", UVM_LOW);
 64     read_seq.start(env.agt.sqr);
 65     `uvm_info("run_phase", "READ ended", UVM_LOW);
 66
 67     //READ WRITE sequence
 68     `uvm_info("run_phase", "READ WRITE started", UVM_LOW);
 69     rd_wr_seq.start(env.agt.sqr);
 70     `uvm_info("run_phase", "READ WRITE ended", UVM_LOW);
 71
 72
 73     // WRITE sequence
 74     `uvm_info("run_phase", "READ WRITE EMPTY started", UVM_LOW);
 75     rd_wr_em_seq.start(env.agt.sqr);
 76     `uvm_info("run_phase", "READ WRITE EMPTY ended", UVM_LOW);
 77     phase.drop_objection(this);
 78
 79   endtask
 80   endclass
 81   endpackage
 82
 83

```

FIFO_env :

```
D:\> Digital Verification debloma > Projects > Project2(FIFO WITH UVM) > FIFO_UVM > FIFO_env_pkg.sv
 1 package FIFO_env_pkg;
 2 `include "uvm_macros.svh"
 3 import uvm_pkg::*;
 4 import FIFO_sequence_item_pkg::*;
 5 import FIFO_agent_pkg::*;
 6 import FIFO_scoreboard_pkg::*;
 7 import FIFO_coverage_pkg::*;
 8
 9 class FIFO_env extends uvm_env;
10 `uvm_component_utils(FIFO_env);
11 FIFO_agent agt;
12 FIFO_scoreboard sb;
13 FIFO_coverage cov;
14 uvm_analysis_port #(FIFO_seq_item)agt_ap;
15
16 function new(string name ="FIFO_env", uvm_component parent=null);
17 super.new(name,parent);
18 endfunction
19 /******builed phase *****/
20 function void build_phase(uvm_phase phase);
21 super.build_phase(phase);
22 agt=FIFO_agent::type_id::create("agt",this);
23 sb=FIFO_scoreboard::type_id::create("sb",this);
24 cov=FIFO_coverage::type_id::create("cov",this);
25 agt_ap=new("agt_ap",this);
26 endfunction
27
28 /****** connect phase *****/
29 function void connect_phase(uvm_phase phase);
30     super.connect_phase(phase);
31     agt.agt_ap.connect(sb.sb_export);
32     agt.agt_ap.connect (cov.cov_export);
33 endfunction
34 endclass
35 endpackage
```

Fifo_scoreboard:

```

D:\> Digital Verification deblooma > Projects > Project2(FIFO WITH UVM) > FIFO_UVM > FIFO_scoreboard_pkg.sv
 1 package FIFO_scoreboard_pkg;
 2
 3 `include "uvm_macros.svh"
 4 import uvm_pkg::*;
 5 import FIFO_sequence_item_pkg::*;
 6 import FIFO_shared_pkg::*;
 7
 8 class FIFO_scoreboard extends uvm_scoreboard;
 9
10     `uvm_component_utils(FIFO_scoreboard)
11
12     localparam FIFO_WIDTH = 16;
13     localparam FIFO_DEPTH = 8;
14
15     uvm_analysis_export #(FIFO_seq_item) sb_export;
16     uvm_tlm_analysis_fifo #(FIFO_seq_item) sb_fifo;
17     FIFO_seq_item seq_item_sb;
18
19     logic [FIFO_WIDTH-1:0] fifo_ref[$];
20     integer fifo_count = 0;
21     logic [FIFO_WIDTH-1:0] data_out_ref;
22
23     int correct_count = 0;
24     int error_count = 0;
25
26     // Constructor
27     function new(string name = "FIFO_scoreboard", uvm_component parent = null);
28         super.new(name, parent);
29     endfunction
30
31     // Build phase
32     function void build_phase(uvm_phase phase);
33         super.build_phase(phase);
34         sb_export = new("sb_export", this);
35         sb_fifo = new("sb_fifo", this);
36     endfunction
37
38     // Connect phase
39     function void connect_phase(uvm_phase phase);
40         super.connect_phase(phase);
41         sb_export.connect(sb_fifo.analysis_export);
42     endfunction
43
44     // Run phase
45     task run_phase(uvm_phase phase);
46         super.run_phase(phase);
47         forever begin
48             sb_fifo.get(seq_item_sb);
49             reference_model(seq_item_sb);
50             #2;
51             if (seq_item_sb.data_out != data_out_ref) begin
52                 `uvm_error("run_phase", $sformatf(
53                     "Comparison failed: DUT output = %0h | Stimulus = %s",
54                     seq_item_sb.data_out, data_out_ref, seq_item_sb.convert2string(stimulus())));
55                 error_count++;
56             end else begin
57                 correct_count++;
58                 `uvm_info("run_phase", $sformatf("Correct transaction: %s", seq_item_sb.convert2string()), UVM_HIGH);
59             end
60         end
61     endtask

```

```

62
63     // Reference model
64     function void reference_model(input FIFO_seq_item F_tx);
65         if (!F_tx.rst_n) begin
66             fifo_ref <= {};
67             fifo_count = 0;
68
69         end else begin
70             if (F_tx.wr_en && fifo_count < FIFO_DEPTH) begin
71                 fifo_ref.push_back(F_tx.data_in);
72                 fifo_count <= fifo_ref.size();
73             end
74             if (F_tx.rd_en && fifo_count != 0) begin
75                 data_out_ref <= fifo_ref.pop_front();
76                 fifo_count <= fifo_ref.size();
77             end
78         end
79     end
80 endfunction
81
82 // Report phase
83 function void report_phase(uvm_phase phase);
84     super.report_phase(phase);
85     `uvm_info("report_phase", $sformatf("Total successful transactions: %0d", correct_count), UVM_MEDIUM);
86     `uvm_info("report_phase", $sformatf("Total failed transactions: %0d", error_count), UVM_MEDIUM);
87 endfunction
88
89 endclass
90
91 endpackage
92

```

FIFO_coverage :

```
D:\> Digital Verification debloma > Projects > Project2(FIFO WITH UVM) > FIFO_UVM > FIFO_coverage_pkg.sv
 1 package FIFO_coverage_pkg;
 2   `include "uvm_macros.svh"
 3   import uvm_pkg::*;
 4   import FIFO_sequencer_item pkg::*;
 5   class FIFO_coverage extends uvm_component;
 6     `uvm_component_utils(FIFO_coverage);
 7     `uvm_analysis_export #(FIFO_seq_item) cov_export;
 8     `uvm_tlm_analysis_fifo #(FIFO_seq_item) cov_fifo;
 9     FIFO_seq_item seq_item_cov;
10
11     covergroup cg ;
12
13   // Here we create cover point for each signal to be used in the cross coverage
14   wr_en_cp : coverpoint seq_item_cov.wr_en;
15   rd_en_cp : coverpoint seq_item_cov.rd_en;
16   wr_ack_cp : coverpoint seq_item_cov.wr_ack;
17   full_cp : coverpoint seq_item_cov.full;
18   empty_cp : coverpoint seq_item_cov.empty;
19   almostfull_cp : coverpoint seq_item_cov.almostfull;
20   almostempty_cp : coverpoint seq_item_cov.almostempty;
21   overflow_cp : coverpoint seq_item_cov.overflow;
22   underflow_cp : coverpoint seq_item_cov.underflow;
23
24
25   // Here we create cross coverage for each output with read enable & write enable except(dout)
26   wr_rd_wr_ack_cross : cross wr_en_cp , rd_en_cp , wr_ack_cp
27   {
28     ignore_bins write_active_with_wr_ack = ! binsof(wr_en_cp) intersect {1} && binsof(wr_ack_cp) intersect {1};
29     ignore_bins read_write_active_with_wr_ack = ! binsof(wr_en_cp) intersect {1} && binsof(rd_en_cp) intersect {1} && binsof(wr_ack_cp) intersect {1};
30   }
31
32   wr_rd_full_cross : cross wr_en_cp , rd_en_cp , full_cp
33   {
34     ignore_bins write_active_with_full = ! binsof(wr_en_cp) intersect {1} && binsof(full_cp) intersect {1};
35     ignore_bins read_active_with_full = binsof(rd_en_cp) intersect {1} && binsof(full_cp) intersect {1};
36   }
37
38   wr_rd_empty_cross : cross wr_en_cp , rd_en_cp , empty_cp
39   {
40     ignore_bins read_active_with_empty = ! binsof(rd_en_cp) intersect {1} && binsof(empty_cp) intersect {1};
41   }
42
43   wr_rd_overflow_cross : cross wr_en_cp , rd_en_cp , overflow_cp
44   {
45     ignore_bins write_active_with_overflow = ! binsof(wr_en_cp) intersect {1} && binsof(overflow_cp) intersect {1};
46   }
47
48   wr_rd_underflow_cross : cross wr_en_cp , rd_en_cp , underflow_cp
49   {
50     ignore_bins read_active_with_underflow = ! binsof(rd_en_cp) intersect {1} && binsof(underflow_cp) intersect {1};
51   }
52
53   wr_rd_almostfull_cross : cross wr_en_cp , rd_en_cp , almostfull_cp
54   {
55     ignore_bins write_active_with_almostfull = ! binsof(wr_en_cp) intersect {1} && binsof(almostfull_cp) intersect {1};
56     ignore_bins read_write_active_with_almostfull = ! binsof(wr_en_cp) intersect {1} && binsof(rd_en_cp) intersect {1} && binsof(almostfull_cp) intersect {1};
57   }
58
59   wr_rd_almostempty_cross : cross wr_en_cp , rd_en_cp , almostempty_cp
60   {
61     ignore_bins read_active_with_almostempty = ! binsof(rd_en_cp) intersect {1} && binsof(almostempty_cp) intersect {1};
62     ignore_bins read_write_active_with_almostempty = ! binsof(wr_en_cp) intersect {1} && binsof(rd_en_cp) intersect {1} && binsof(almostempty_cp) intersect {1};
63   }
64
65 endgroup
66
67
68   function new(string name ="FIFO_coverage",uvm_component parent = null);
69     super.new(name,parent);
70     cg=new();
71   endfunction
72
73
74   function void build_phase (uvm_phase phase);
75     super.build_phase(phase);
76     cov_export=new("cov_export",this);
77     cov_fifo=new("cov_fifo",this);
78   endfunction
79
80
81   function void connect_phase(uvm_phase phase);
82     super.connect_phase(phase);
83     cov_export.connect(cov_fifo.analysis_export);
84   endfunction
85
86
87   task run_phase (uvm_phase phase);
88     super.run_phase(phase);
89     forever begin
90       cov_fifo.get(seq_item_cov);
91       cg.sample();
92     end
93   endtask
94 endclass
95 endpackage
```

FIFO_agent:

```

0. > Digital Verification debotma > Projects > Project2(FIFO With UVM) > FIFO_UVM > = FIFO_agent_pkg.sv
 1 package FIFO_agent_pkg;
 2   `include "uvm_macros.svh"
 3   import uvm_pkg::*;
 4   import FIFO_driver_pkg::*;
 5   import FIFO_sequencer_pkg::*;
 6   import FIFO_sequence_item_pkg::*;
 7   import FIFO_monitor_pkg::*;
 8   import FIFO_config_obj_pkg::*;
 9   import FIFO_shared_pkg::*;

10 class FIFO_agent extends uvm_agent;
11   `uvm_component_utils(FIFO_agent);

12   FIFO_object fifo_config_obj_driver; // ✓ Correct type
13   FIFO_driver fifo_dr;
14   FIFO_sequencer sqr;
15   FIFO_monitor mon;
16   uvm_analysis_port #(FIFO_seq_item) agt_ap;

17   function new(string name = "FIFO_agen", uvm_component parent = null); // updated name
18     super.new(name, parent);
19   endfunction

20   function void build_phase(uvm_phase phase);
21     super.build_phase(phase);

22     if (!uvm_config_db #(FIFO_object)::get(this, "", "CGO", fifo_config_obj_driver)) begin
23       `uvm_fatal("build_phase", "DRIVER [ ] unable to get the virtual interface");
24     end

25     fifo_dr=FIFO_driver::type_id::create("fifo_dt",this);
26     sqr =FIFO_sequencer::type_id::create("sqr",this);
27     mon = FIFO_monitor::type_id::create("mon", this);
28     agt_ap = new("agt_ap", this);
29   endfunction

30   function void connect_phase(uvm_phase phase);
31     super.connect_phase(phase);
32     fifo_dr.seq_item_port.connect(sqr.seq_item_export);
33     fifo_dr.sh_vif=fifo_config_obj_driver.fifo_config_vif;
34     mon.sh_vif = fifo_config_obj_driver.fifo_config_vif;
35     mon.mon_ap.connect(agt_ap);
36   endfunction
37 endclass
38 endpackage

```

Fifo_sequence_item:

```

1 package FIFO_sequence_item_pkg;
2 import uvm_pkg::*;
3 `include "uvm_macros.svh"
4
5 // Legal: declare parameters at package level
6 parameter FIFO_WIDTH = 16;
7 parameter FIFO_DEPTH = 8;
8 localparam max_Fifo_addr = $clog2(FIFO_DEPTH);
9
10 class FIFO_seq_item extends uvm_sequence_item;
11   `uvm_object_utils(FIFO_seq_item)
12
13   // _____ INPUT _____
14   rand bit [FIFO_WIDTH-1:0] data_in;
15   rand bit rst_n, wr_en, rd_en;
16
17   // _____ OUTPUT _____
18   bit [FIFO_WIDTH-1:0] data_out;
19   bit wr_ack, overflow;
20   bit full, empty, almostfull, almostempty, underflow;
21
22   // Control read/write enable bias (sum should not exceed 100)
23   int RD_EN_ON_DIST = 30;
24   int WR_EN_ON_DIST = 70;
25
26   // Constructor
27   function new(string name = "FIFO_seq_item");
28     super.new(name);
29   endfunction
30
31   // Constraints
32   constraint c_rst {
33     rst_n_dist {0;/5, 1;/95};
34   }
35
36   constraint c_write {
37     wr_en_dist {0 := (100 - WR_EN_ON_DIST), 1 := WR_EN_ON_DIST};
38   }
39
40   constraint c_read {
41     rd_en_dist {0 := (100 - RD_EN_ON_DIST), 1 := RD_EN_ON_DIST};
42   }
43
44   // Convert functions
45   function string convert2string();
46     return $formatf("%s rst_n=%b, data_in=%b, wr_en=%b, rd_en=%b, data_out=%b, wr_ack=%b, overflow=%b, full=%b, empty=%b, almostfull=%b, almostempty=%b", 
47       super.convert2string(),rst_n , data_in , wr_en , rd_en , data_out , wr_ack , overflow , full , empty , almostfull , almostempty );
48   endfunction
49
50   function string convert2string_stimus();
51     return $formatf("%s rst_n=%b, data_in=%b, wr_en=%b, rd_en=%b", 
52       super.convert2string(),rst_n , data_in , wr_en , rd_en );
53   endfunction
54
55 endclass
56
57 endpackage
58

```

Fifo_sequencer:

```

D:> Digital Verification debloma > Projects > Project2(FIFO WITH UVM) > FIFO_UVM > FIFO_sequencer_pkg.sv
  1 package FIFO_sequencer_pkg;
  2   import uvm_pkg::*;
  3   `include "uvm_macros.svh"
  4   import FIFO_sequence_item_pkg::*;
  5
  6   class FIFO_sequencer extends uvm_sequencer #(FIFO_seq_item);
  7     `uvm_component_utils(FIFO_sequencer);
  8
  9     function new(string name = "FIFO_sequencer", uvm_component parent = null);
10       super.new(name, parent);
11     endfunction
12   endclass
13 endpackage
14

```

Fifo_sequences:

```

D: > Digital Verification debloma > Projects > Project2(FIFO WITH UVM) > FIFO_UVM > FIFO_sequences_pkg.sv
 1 package FIFO_sequence_pkg;
 2
 3 import uvm_pkg::*;
 4 `include "uvm_macros.svh"
 5 import FIFO_sequence_item_pkg::*;
 6
 7 // _____ 1 SEQUENCE _____ //
 8 class FIFO_reset_sequence extends uvm_sequence #(FIFO_seq_item);
 9   `uvm_object_utils(FIFO_reset_sequence)
10   FIFO_seq_item seq_item;
11
12   function new(string name = "FIFO_reset_sequence");
13     super.new(name);
14   endfunction
15
16   task body();
17     seq_item = FIFO_seq_item::type_id::create("seq_item");
18     start_item(seq_item);
19     seq_item.rst_n = 0;
20     seq_item.wr_en = 0;
21     seq_item.rd_en = 0;
22     seq_item.data_in = 0;
23     finish_item(seq_item);
24   endtask
25 endclass
26
27 // _____ 2 SEQUENCE _____ //
28 class FIFO_write_only_sequence extends uvm_sequence #(FIFO_seq_item);
29   `uvm_object_utils(FIFO_write_only_sequence)
30   FIFO_seq_item seq_items;
31
32   function new(string name = "FIFO_write_only_sequence");
33     super.new(name);
34   endfunction
35
36   task body();
37     repeat (100) begin
38       seq_item = FIFO_seq_item::type_id::create("seq_item");
39       start_item(seq_item);
40       seq_item.rst_n = 1;
41       seq_item.wr_en = 1;
42       seq_item.rd_en = 0;
43       seq_item.randomize();
44       finish_item(seq_item);
45     end
46   endtask
47 endclass
48
49
// _____ 3 SEQUENCE _____ //
50 class FIFO_read_only_sequence extends uvm_sequence #(FIFO_seq_item);
51   `uvm_object_utils(FIFO_read_only_sequence)
52   FIFO_seq_item seq_item;
53
54   function new(string name = "FIFO_read_only_sequence");
55     super.new(name);
56   endfunction
57
58   task body();
59     repeat (100) begin
60       seq_item = FIFO_seq_item::type_id::create("seq_item");
61       start_item(seq_item);
62       seq_item.rst_n = 1;
63       seq_item.wr_en = 0;
64       seq_item.rd_en = 1;
65       seq_item.randomize();
66       finish_item(seq_item);
67     end
68   endtask
69 endclass
70
71
// _____ 4 SEQUENCE _____ //
72 class FIFO_read_write_sequence extends uvm_sequence #(FIFO_seq_item);
73   `uvm_object_utils(FIFO_read_write_sequence)
74   FIFO_seq_item seq_item;
75
76   function new(string name = "FIFO_read_write_sequence");
77     super.new(name);
78   endfunction
79
80   task body();
81     repeat (100) begin
82       seq_item = FIFO_seq_item::type_id::create("seq_item");
83       start_item(seq_item);
84       seq_item.randomize();
85       finish_item(seq_item);
86     end
87   endtask
88 endclass
89

```

```

90 //                                     5 SEQUENCE
91 class FIFO_read_write_empty_sequence extends uvm_sequence #(FIFO_seq_item);
92   `uvm_object_utils(FIFO_read_write_empty_sequence)
93   FIFO_seq_item seq_item;
94
95   function new(string name = "FIFO_read_write_empty_sequence");
96     super.new(name);
97   endfunction
98
99   task body();
100
101   // Write until FIFO is full
102   for (int i = 0; i < FIFO_DEPTH; i++) begin
103     seq_item = FIFO_seq_item::type_id::create("seq_item");
104     start_item(seq_item);
105     seq_item.rst_n = 1;
106     seq_item.wr_en = 1;
107     seq_item.rd_en = 0;
108     seq_item.randomize();
109     finish_item(seq_item);
110   end
111
112   // Read until FIFO is empty
113   for (int i = 0; i < FIFO_DEPTH; i++) begin
114     seq_item = FIFO_seq_item::type_id::create("seq_item");
115     start_item(seq_item);
116     seq_item.rst_n = 1;
117     seq_item.wr_en = 0;
118     seq_item.rd_en = 1;
119     seq_item.randomize();
120     finish_item(seq_item);
121   end
122
123   // Final simultaneous read/write
124   seq_item = FIFO_seq_item::type_id::create("seq_item");
125   start_item(seq_item);
126   seq_item.rst_n = 1;
127   seq_item.wr_en = 1;
128   seq_item.rd_en = 1;
129   seq_item.randomize();
130   finish_item(seq_item);
131 endtask
132 endclass
133
134 endpackage
135

```

FIFO_driver:

```

D:\> Digital Verification Deboma > Projects > Project2(FIFO WITH UVM) > FIFO_UVM > == FIFO_driver_pkg.sv
 1 package FIFO_driver_pkg;
 2   `include "uvm_macros.svh"
 3   import uvm_pkg::*;
 4   import FIFO_sequence_item_pkg::*;
 5   import FIFO_config_obj_pkg::*;
 6
 7   class FIFO_driver extends uvm_driver #(FIFO_seq_item);
 8     `uvm_component_utils(FIFO_driver)
 9
10   FIFO_seq_item stim_seq_item;
11   virtual FIFO_if sh_vif;
12
13   function new(string name = "FIFO_driver", uvm_component parent = null);
14     super.new(name, parent);
15   endfunction
16
17   task run_phase(uvm_phase phase);
18     super.run_phase(phase);
19     forever begin
20       // Create a new sequence item
21       stim_seq_item = FIFO_seq_item::type_id::create("stim_seq_item");
22
23       // Get transaction from sequencer
24       seq_item_port.get_next_item(stim_seq_item);
25
26       // Drive stimulus to DUT interface
27       sh_vif.rst_n      = stim_seq_item.rst_n;
28       sh_vif.wr_en      = stim_seq_item.wr_en;
29       sh_vif.rd_en      = stim_seq_item.rd_en;
30       sh_vif.data_in    = stim_seq_item.data_in;
31
32
33       // Wait for one negative clock edge
34       @(negedge sh_vif.clk);
35
36       // Capture DUT output
37       stim_seq_item.wr_ack = sh_vif.wr_ack;
38       stim_seq_item.overflow = sh_vif.overflow;
39       stim_seq_item.underflow = sh_vif.underflow;
40       stim_seq_item.full = sh_vif.full;
41       stim_seq_item.empty = sh_vif.empty;
42       stim_seq_item.almostfull = sh_vif.almostfull;
43       stim_seq_item.almostempty = sh_vif.almostempty;
44       stim_seq_item.data_out = sh_vif.data_out;
45
46       // Complete transaction
47       seq_item_port.item_done();
48
49       `uvm_info("run_phase", stim_seq_item.convert2string_stimulus(), UVM_HIGH)
50     end
51   endtask
52 endclass
53 endpackage

```

FIFO_monitor:

```

D: > Digital Verification deblooma > Projects > Project2(FIFO WITH UVM) > FIFO_UVM > FIFO_monitor_pkg.sv
  1 package FIFO_monitor_pkg;
  2
  3   `include "uvm_macros.svh"
  4   import uvm_pkg::*;
  5   import FIFO_sequence_item_pkg::*;
  6
  7   class FIFO_monitor extends uvm_monitor;
  8     `uvm_component_utils(FIFO_monitor);
  9
 10    virtual FIFO_if sh_vif;
 11    FIFO_seq_item rsp_seq_item;
 12    uvm_analysis_port #(FIFO_seq_item) mon_ap;
 13
 14    function new(string name = "FIFO_monitor", uvm_component parent = null);
 15      super.new(name, parent);
 16    endfunction // new()
 17
 18    function void build_phase(uvm_phase phase);
 19      super.build_phase(phase);
 20      mon_ap = new("mon_ap", this);
 21    endfunction
 22
 23    task run_phase(uvm_phase phase);
 24      super.run_phase(phase);
 25      forever begin
 26        rsp_seq_item = FIFO_seq_item::type_id::create("rsp_seq_item");
 27
 28        // Ensure you have correct field names here that match those in the FIFO_SEQ_ITEM class
 29        @ (posedge sh_vif.clk);
 30
 31        rsp_seq_item.rst_n = sh_vif.rst_n;
 32        rsp_seq_item.wr_en = sh_vif.wr_en;
 33        rsp_seq_item.rd_en = sh_vif.rd_en;
 34        rsp_seq_item.data_in = sh_vif.data_in;
 35        rsp_seq_item.data_out = sh_vif.data_out;
 36        rsp_seq_item.wr_ack = sh_vif.wr_ack;
 37        rsp_seq_item.overflow = sh_vif.overflow;
 38        rsp_seq_item.underflow = sh_vif.underflow;
 39        rsp_seq_item.full = sh_vif.full;
 40        rsp_seq_item.empty = sh_vif.empty;
 41        rsp_seq_item.almostfull = sh_vif.almostfull;
 42        rsp_seq_item.almostempty = sh_vif.almostempty;
 43
 44        // Write the sequence item to the analysis port
 45        mon_ap.write(rsp_seq_item);
 46
 47        // Log the converted string
 48        `uvm_info("run_phase", rsp_seq_item.convert2string(), UVM_HIGH);
 49      end
 50    endtask
 51  endclass
 52
 53 endpackage
 54

```

FIFO_configuration_object:

```
D: > Digital Verification debloma > Projects > Project2(FIFO WITH UVM) > FIFO_UVM > FIFO_config_obj_pkg.sv
 1 package FIFO_config_obj_pkg;
 2 `include "uvm_macros.svh"
 3 import uvm_pkg::*;
 4
 5 class FIFO_object extends uvm_object;
 6   `uvm_object_utils(FIFO_object);
 7
 8   virtual FIFO_if fifo_config_vif;
 9   uvm_active_passive_enum sel_mod;
10
11   function new(string name = "FIFO_object");
12     super.new(name);
13   endfunction //new()
14 endclass //FIFO_object
15
16 endpackage
```

Shared _pkg:

```
D: > Digital Verification debloma > Projects > Project2(FIFO WIT
 1 package FIFO_shared_pkg;
 2 integer error_count=0;
 3 integer correct_count=0;
 4
 5 endpackage
```

Do file :

```
D: > Digital Verification debloma > Projects > Project2(FIFO WITH UVM) > FIFO_UVM > run.do
 1 vlib work
 2 vlog *v +cover
 3 vsim -voptargs+=acc work.FIFO_top -classdebug -uvmcontrol=all -cover
 4 add wave /FIFO_top/clk
 5 add wave /FIFO_top/if_obj/*
 6 coverage save FIFO_top.ucdb *onexit
 7 run -all
 8 quit -sim
 9 vcover report FIFO.ucdb -all -annotate -details -output coverage.txt
```

List of files:

```

FIFO_after.sv
FIFO_SVA.sv
FIFO_interface.sv
FIFO_shared_pkg.sv
FIFO_config_pkg.sv
FIFO_sequence_item_pkg.sv
FIFO_sequencer_pkg.sv
FIFO_sequences_pkg.sv
FIFO_driver_pkg.sv
FIFO_monitor_pkg.sv
FIFO_agent_pkg.sv
FIFO_scoreboard_pkg.sv
FIFO_coverage_pkg.sv
FIFO_env_pkg.sv
FIFO_test_pkg.sv
FIFO_top.sv

```

Assertion :

Name	Assertion Type	Language	Enable	Failure Count	Pass Count	Active Count	Memory	Peak Memory	Peak Memory Time	Cumulative Threads	AI/V	Assertion Expression	Uncovered
Amm_pkgtuum_re...	Immediate	SVA	on	0	0	-	-	-	-	0	off	assert (\$cast(seq,o))	X
Amm_pkgtuum_re...	Immediate	SVA	on	0	0	-	-	-	-	0	off	assert ()	X
IFIFO_top(DUT/SA...	Immediate	SVA	on	0	1	-	-	-	-	0	off	assert (!f_obj.wr_ack<=)if_obj.overflow)	✓
IFIFO_top(DUT/SA...	Immediate	SVA	on	0	1	-	-	-	-	0	off	assert (f_obj.full)	✓
IFIFO_top(DUT/SA...	Immediate	SVA	on	0	1	-	-	-	-	0	off	assert (f_obj.empty)	✓
IFIFO_top(DUT/SA...	Immediate	SVA	on	0	1	-	-	-	-	0	off	assert (f_obj.almostfull)	✓
IFIFO_top(DUT/SA...	Immediate	SVA	on	0	1	-	-	-	-	0	off	assert (f_obj.almostempty)	✓
IFIFO_top(DUT/SA...	Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0	0 off	assert (@posedge if_obj.clk,negedge)	✓
IFIFO_top(DUT/SA...	Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0	0 off	assert (@posedge if_obj.clk) dsa...	✓
IFIFO_top(DUT/SA...	Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0	0 off	assert (@posedge if_obj.clk) dsa...	✓
IFIFO_top(DUT/SA...	Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0	0 off	assert (@posedge if_obj.clk) dsa...	✓
IFIFO_top(DUT/SA...	Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0	0 off	assert (@posedge if_obj.clk) dsa...	✓
IFIFO_top(DUT/SA...	Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0	0 off	assert (@posedge if_obj.clk) dsa...	✓
IFIFO_top(DUT/SA...	Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0	0 off	assert (@posedge if_obj.clk) dsa...	✓
IFIFO_top(DUT/SA...	Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0	0 off	assert (@posedge if_obj.clk) dsa...	✓
IFIFO_top(DUT/SA...	Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0	0 off	assert (@posedge if_obj.clk) dsa...	✓
IFIFO_top(DUT/SA...	Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0	0 off	assert (@posedge if_obj.clk) dsa...	✓
IFIFO_top(DUT/SA...	Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0	0 off	assert (@posedge if_obj.clk) dsa...	✓
IFIFO_top(DUT/SA...	Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0	0 off	assert (@posedge if_obj.clk) dsa...	✓

Note :the first two assertion (ignor)

Function coverage :

Name	Class Type	Coverage	Goal	% of Goal	Status	Included	Merge_instances	Get_inst_coverage	Comment
/FIFO_coverage_p...		100.00%							
TYPE cg		100.00%	100	100.00...		✓			
CVP cg::wr...		100.00%	100	100.00...		✓			
CVP cg::rr...		100.00%	100	100.00...		✓			
CVP cg::wr...		100.00%	100	100.00...		✓			
CVP cg::ful...		100.00%	100	100.00...		✓			
CVP cg::e...		100.00%	100	100.00...		✓			
CVP cg::al...		100.00%	100	100.00...		✓			
CVP cg::al...		100.00%	100	100.00...		✓			
CVP cg::ov...		100.00%	100	100.00...		✓			
CVP cg::un...		100.00%	100	100.00...		✓			
CROSS cg::...		100.00%	100	100.00...		✓			
CROSS cg::...		100.00%	100	100.00...		✓			
CROSS cg::...		100.00%	100	100.00...		✓			
CROSS cg::...		100.00%	100	100.00...		✓			
CROSS cg::...		100.00%	100	100.00...		✓			
CROSS cg::...		100.00%	100	100.00...		✓			
CROSS cg::...		100.00%	100	100.00...		✓			
CROSS cg::...		100.00%	100	100.00...		✓			
CROSS cg::...		100.00%	100	100.00...		✓			

```

Coverage Report by instance with details

=====
== Instance: /FIFO_top/DUT/SAV
== Design Unit: work.FIFO_SVA
=====

Directive Coverage:
  Directives      14      14      0  100.00%
DIRECTIVE COVERAGE:
-----


| Name                                | Design Unit | Design UnitType | Lang | File(Line)       | Hits | Status  |
|-------------------------------------|-------------|-----------------|------|------------------|------|---------|
| /FIFO_top/DUT/SAV/c1                | FIFO_SVA    | Verilog         | SVA  | FIFO_SVA.sv(12)  | 13   | Covered |
| /FIFO_top/DUT/SAV/FULL_COVER        | FIFO_SVA    | Verilog         | SVA  | FIFO_SVA.sv(21)  | 39   | Covered |
| /FIFO_top/DUT/SAV/empty_COVER       | FIFO_SVA    | Verilog         | SVA  | FIFO_SVA.sv(29)  | 16   | Covered |
| /FIFO_top/DUT/SAV/almostfull_COVER  | FIFO_SVA    | Verilog         | SVA  | FIFO_SVA.sv(37)  | 46   | Covered |
| /FIFO_top/DUT/SAV/almostempty_COVER | FIFO_SVA    | Verilog         | SVA  | FIFO_SVA.sv(45)  | 16   | Covered |
| /FIFO_top/DUT/SAV/c2                | FIFO_SVA    | Verilog         | SVA  | FIFO_SVA.sv(56)  | 13   | Covered |
| /FIFO_top/DUT/SAV/c3                | FIFO_SVA    | Verilog         | SVA  | FIFO_SVA.sv(66)  | 152  | Covered |
| /FIFO_top/DUT/SAV/c4                | FIFO_SVA    | Verilog         | SVA  | FIFO_SVA.sv(74)  | 62   | Covered |
| /FIFO_top/DUT/SAV/c5                | FIFO_SVA    | Verilog         | SVA  | FIFO_SVA.sv(84)  | 77   | Covered |
| /FIFO_top/DUT/SAV/c6                | FIFO_SVA    | Verilog         | SVA  | FIFO_SVA.sv(92)  | 8    | Covered |
| /FIFO_top/DUT/SAV/c7                | FIFO_SVA    | Verilog         | SVA  | FIFO_SVA.sv(101) | 111  | Covered |
| /FIFO_top/DUT/SAV/c8                | FIFO_SVA    | Verilog         | SVA  | FIFO_SVA.sv(110) | 17   | Covered |
| /FIFO_top/DUT/SAV/c9                | FIFO_SVA    | Verilog         | SVA  | FIFO_SVA.sv(119) | 25   | Covered |
| /FIFO_top/DUT/SAV/c10               | FIFO_SVA    | Verilog         | SVA  | FIFO_SVA.sv(128) | 6    | Covered |


=====
== Instance: /FIFO_coverage_pkg
== Design Unit: work.FIFO_coverage_pkg
=====
```

=====					
<u>Covergroup Coverage:</u>					
<u>Covergroups</u>	1	na	na	100.00%	
<u>Coverpoints/Crosses</u>	16	na	na	na	
<u>Covergroup Bins</u>	58	58	0	100.00%	
<u>Covergroup</u>		Metric	Goal	Bins	Status
TYPE /FIFO_coverage_pkg/FIFO_coverage/cg		100.00%	100	-	Covered
covered/total bins:		58	58	-	
missing/total bins:		0	58	-	
% Hit:		100.00%	100	-	
<u>Coverpoint wr_en_cp</u>		100.00%	100	-	Covered
covered/total bins:		2	2	-	
missing/total bins:		0	2	-	
% Hit:		100.00%	100	-	
bin auto[0]		88	1	-	Covered
bin auto[1]		230	1	-	Covered
<u>Coverpoint rd_en_cp</u>		100.00%	100	-	Covered
covered/total bins:		2	2	-	
missing/total bins:		0	2	-	
% Hit:		100.00%	100	-	
bin auto[0]		227	1	-	Covered
bin auto[1]		91	1	-	Covered
<u>Coverpoint wr_ack_cp</u>		100.00%	100	-	Covered
covered/total bins:		2	2	-	
missing/total bins:		0	2	-	
% Hit:		100.00%	100	-	
bin auto[0]		161	1	-	Covered
bin auto[1]		157	1	-	Covered
<u>Coverpoint full_cp</u>		100.00%	100	-	Covered
covered/total bins:		2	2	-	
missing/total bins:		0	2	-	
% Hit:		100.00%	100	-	
bin auto[0]		220	1	-	Covered
bin auto[1]		98	1	-	Covered
<u>Coverpoint empty_cp</u>		100.00%	100	-	Covered
covered/total bins:		2	2	-	

Ignore_Bin_Lead_Active_With_AlmostEmpty	12	-	Occurred	
<u>COVERAGE GROUP:</u>				
<u>Covergroup</u>				
<u>Covergroup</u>	Metric	Goal	Bins	Status
TYPE /FIFO_coverage_pkg/FIFO_coverage/cg	100.00%	100	-	Covered
covered/total bins:	58	58	-	
missing/total bins:	0	58	-	
% Hit:	100.00%	100	-	
<u>Coverpoint wr_en_cp</u>	100.00%	100	-	Covered
covered/total bins:	2	2	-	
missing/total bins:	0	2	-	
% Hit:	100.00%	100	-	
bin auto[0]	88	1	-	Covered
bin auto[1]	230	1	-	Covered
<u>Coverpoint rd_en_cp</u>	100.00%	100	-	Covered
covered/total bins:	2	2	-	
missing/total bins:	0	2	-	
% Hit:	100.00%	100	-	
bin auto[0]	227	1	-	Covered
bin auto[1]	91	1	-	Covered
<u>Coverpoint wr_ack_cp</u>	100.00%	100	-	Covered
covered/total bins:	2	2	-	
missing/total bins:	0	2	-	
% Hit:	100.00%	100	-	
bin auto[0]	161	1	-	Covered
bin auto[1]	157	1	-	Covered
<u>Coverpoint full_cp</u>	100.00%	100	-	Covered
covered/total bins:	2	2	-	
missing/total bins:	0	2	-	
% Hit:	100.00%	100	-	
bin auto[0]	220	1	-	Covered
bin auto[1]	98	1	-	Covered
<u>Coverpoint empty_cp</u>	100.00%	100	-	Covered
covered/total bins:	2	2	-	
missing/total bins:	0	2	-	
% Hit:	100.00%	100	-	

TOTAL COVERGROUP COVERAGE: 100.00% COVERGROUP TYPES: 1					
DIRECTIVE COVERAGE:					
Name	Design Unit	Design Unit	Lang	File(Line)	Hits Status
/FIFO_top/DUT/SAV/c1	FIFO_SVA Verilog	SVA	FIFO_SVA.sv(12)	13	Covered
/FIFO_top/DUT/SAV/FULL_COVER	FIFO_SVA Verilog	SVA	FIFO_SVA.sv(21)	39	Covered
/FIFO_top/DUT/SAV/empty_COVER	FIFO_SVA Verilog	SVA	FIFO_SVA.sv(29)	16	Covered
/FIFO_top/DUT/SAV/almostfull_COVER	FIFO_SVA Verilog	SVA	FIFO_SVA.sv(37)	46	Covered
/FIFO_top/DUT/SAV/almostempty_COVER	FIFO_SVA Verilog	SVA	FIFO_SVA.sv(45)	16	Covered
/FIFO_top/DUT/SAV/c2	FIFO_SVA Verilog	SVA	FIFO_SVA.sv(56)	13	Covered
/FIFO_top/DUT/SAV/c3	FIFO_SVA Verilog	SVA	FIFO_SVA.sv(66)	152	Covered
/FIFO_top/DUT/SAV/c4	FIFO_SVA Verilog	SVA	FIFO_SVA.sv(74)	62	Covered
/FIFO_top/DUT/SAV/c5	FIFO_SVA Verilog	SVA	FIFO_SVA.sv(84)	77	Covered
/FIFO_top/DUT/SAV/c6	FIFO_SVA Verilog	SVA	FIFO_SVA.sv(92)	8	Covered
/FIFO_top/DUT/SAV/c7	FIFO_SVA Verilog	SVA	FIFO_SVA.sv(101)	111	Covered
/FIFO_top/DUT/SAV/c8	FIFO_SVA Verilog	SVA	FIFO_SVA.sv(110)	17	Covered
/FIFO_top/DUT/SAV/c9	FIFO_SVA Verilog	SVA	FIFO_SVA.sv(119)	25	Covered
/FIFO_top/DUT/SAV/c10	FIFO_SVA Verilog	SVA	FIFO_SVA.sv(128)	6	Covered


TOTAL DIRECTIVE COVERAGE: 100.00% COVERS: 14

Total Coverage By Instance (filtered view): 100.00%


QuestaSim simulation waveform & transcript snippets:

Labels snippets:


Label1(When the rst_n is asserted, All flags & internal signals should equal 0):




Label2(When rst_n is deactivated & the FIFO is full of elements (conut=depth), The full flag should be high):




Label3(When rst_n is deactivated & the FIFO has one element left free(cout=depth-1), The almostfull flag should be high):




Label4(When `rst_n` is deactivated & the FIFO has no element inside (conut=0), The empty flag should be high):




Label5(When `rst_n` is deactivated & the FIFO has only one element inside (conut=1), The empty flag should be high):



Label6(When `rst_n` is deactivated, You want to read & the FIFO is not full, The `wr_ack` flag should be high and `wr_ptr` should increment):



Label7(When `rst_n` is deactivated, You want to read & the FIFO is full, The overflow flag should be high):




Label8(When `rst_n` is deactivated, You want to read & the FIFO is not empty `rd_ptr` should increment and `data_out` should equal `mem[rd_ptr]`):

```

# UVM_INFO FIFO_scoreboard_pkj.sv(47) @ 59778: uvm_test_top.FIFO_env_comp.n [run_phase] Correct Transaction received, Output is: rst_n = 0b1, data_in = 0b1110011101101000, wr_en = 0b0, rd_en = 0b0,
data_out = 0b1010000100010000, wr_ack = 0b0, overflow = 0b0, underflow = 0b0, full = 0b0,
empty = 0b0, almostfull = 0b0, almostempty = 0b0
# UVM_INFO FIFO_scoreboard_pkj.sv(47) @ 59780: uvm_test_top.FIFO_env_comp.n [run_phase] Correct Transaction received, Output is: rst_n = 0b1, data_in = 0b1010101101101111, wr_en = 0b1, rd_en = 0b0,
data_out = 0b1010000100010000, wr_ack = 0b1, overflow = 0b0, underflow = 0b0, full = 0b0,
empty = 0b0, almostfull = 0b0, almostempty = 0b0
# UVM_INFO FIFO_scoreboard_pkj.sv(47) @ 59782: uvm_test_top.FIFO_env_comp.n [run_phase] Correct Transaction received, Output is: rst_n = 0b1, data_in = 0b1001110110010011, wr_en = 0b1, rd_en = 0b0,
data_out = 0b1010000100010000, wr_ack = 0b1, overflow = 0b0, underflow = 0b0, full = 0b0,
empty = 0b0, almostfull = 0b0, almostempty = 0b0

```

Label9(When `rst_n` is deactivated, You want to read & the FIFO is empty
underflow flag should be high):




Sequences snippets:

Reset & Write only sequences:



Read only sequence:



Write & Read together sequences:



transcript snippets:

```

# UVM_ERROR D:/Digital Verification debloma/Projects/Project2(FIFO WITH UVM)/FIFO_UVM/FIFO_scoreboard_pkg.sv(52) @ 8: uvm_test_top.env.sv [run_phe
= rst_n=Ob1, data_in=Ob101000011001010, wr_en=Ob0
# UVM_INFO D:/Digital Verification debloma/Projects/Project2(FIFO WITH UVM)/FIFO_UVM/FIFO_test_pkg.sv(60) @ 202: uvm_test_top [run_phase] WRITE er
# UVM_INFO D:/Digital Verification debloma/Projects/Project2(FIFO WITH UVM)/FIFO_UVM/FIFO_test_pkg.sv(63) @ 202: uvm_test_top [run_phase] READ stc
# UVM_INFO D:/Digital Verification debloma/Projects/Project2(FIFO WITH UVM)/FIFO_UVM/FIFO_test_pkg.sv(65) @ 402: uvm_test_top [run_phase] READ enc
# UVM_INFO D:/Digital Verification debloma/Projects/Project2(FIFO WITH UVM)/FIFO_UVM/FIFO_test_pkg.sv(69) @ 402: uvm_test_top [run_phase] READ WRI
# UVM_INFO D:/Digital Verification debloma/Projects/Project2(FIFO WITH UVM)/FIFO_UVM/FIFO_test_pkg.sv(71) @ 602: uvm_test_top [run_phase] READ WRI
# UVM_INFO D:/Digital Verification debloma/Projects/Project2(FIFO WITH UVM)/FIFO_UVM/FIFO_test_pkg.sv(75) @ 602: uvm_test_top [run_phase] READ WRI
# UVM_INFO D:/Digital Verification debloma/Projects/Project2(FIFO WITH UVM)/FIFO_UVM/FIFO_test_pkg.sv(77) @ 636: uvm_test_top [run_phase] READ WRI
# UVM_INFO verilog_src/uvm-1.ld/src/base/uvm_objection.svh(1267) @ 636: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phe
# UVM_INFO D:/Digital Verification debloma/Projects/Project2(FIFO WITH UVM)/FIFO_UVM/FIFO_scoreboard_pkg.sv(85) @ 636: uvm_test_top.env.sv [report
# UVM_INFO D:/Digital Verification debloma/Projects/Project2(FIFO WITH UVM)/FIFO_UVM/FIFO_scoreboard_pkg.sv(86) @ 636: uvm_test_top.env.sv [report
#
# --- UVM Report Summary ---
#
** Report counts by severity
# UVM_INFO : 16
# UVM_WARNING : 0
# UVM_ERROR : 3
# UVM_FATAL : 0
#
** Report counts by id
[Questa UVM] 2
#[RNTST] 1
#[TEST_DONE] 1
#[report_phase] 2
#[run_phase] 13
** Note: $finish : C:/questasim64_2024.1/win64/../verilog_src/uvm-1.ld/src/base/uvm_root.svh(430)
# Time: 636 ns Iteration: 61 Instance: /FIFO_top
# 1
# Break in Task uvm_pkg/uvm_root::run_test at C:/questasim64_2024.1/win64/../verilog_src/uvm-1.ld/src/base/uvm_root.svh line 430
VSIM 10>


#> https://www.csail.mit.edu/~yann/pju/luap2/luavm.html
#> (Specify -UVM_NO_RELNOTES to turn off this notice)
#
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(278) @ 0: reporter [Questa UVM] questauvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test FIFO_top...
# UVM_INFO D:/Digital Verification debloma/Projects/Project2(FIFO WITH UVM)/FIFO_UVM/FIFO_test_pkg.sv(63) @ 0: uvm_test_top [run_phase] reset asserted
# UVM_INFO D:/Digital Verification debloma/Projects/Project2(FIFO WITH UVM)/FIFO_UVM/FIFO_test_pkg.sv(65) @ 2: uvm_test_top [run_phase] reset deasserted
# UVM_INFO D:/Digital Verification debloma/Projects/Project2(FIFO WITH UVM)/FIFO_UVM/FIFO_scoreboard_pkg.sv(52) @ 4: uvm_test_top.env.sv [run_phase] Comparison failed: DUT output = x || Stimuli
# UVM_INFO D:/Digital Verification debloma/Projects/Project2(FIFO WITH UVM)/FIFO_UVM/FIFO_scoreboard_pkg.sv(52) @ 4: uvm_test_top.env.sv [run_phase] Comparison failed: DUT output = x || Stimuli
# UVM_ERROR D:/Digital Verification debloma/Projects/Project2(FIFO WITH UVM)/FIFO_UVM/FIFO_scoreboard_pkg.sv(52) @ 6: uvm_test_top.env.sv [run_phase] Comparison failed: DUT output = x || Stimuli
# UVM_ERROR D:/Digital Verification debloma/Projects/Project2(FIFO WITH UVM)/FIFO_UVM/FIFO_scoreboard_pkg.sv(52) @ 6: uvm_test_top.env.sv [run_phase] Comparison failed: DUT output = x || Stimuli
# UVM_INFO D:/Digital Verification debloma/Projects/Project2(FIFO WITH UVM)/FIFO_UVM/FIFO_test_pkg.sv(60) @ 202: uvm_test_top [run_phase] WRITE ended
# UVM_INFO D:/Digital Verification debloma/Projects/Project2(FIFO WITH UVM)/FIFO_UVM/FIFO_test_pkg.sv(63) @ 202: uvm_test_top [run_phase] READ started
# UVM_INFO D:/Digital Verification debloma/Projects/Project2(FIFO WITH UVM)/FIFO_UVM/FIFO_test_pkg.sv(65) @ 402: uvm_test_top [run_phase] READ ended
# UVM_INFO D:/Digital Verification debloma/Projects/Project2(FIFO WITH UVM)/FIFO_UVM/FIFO_test_pkg.sv(69) @ 402: uvm_test_top [run_phase] READ WRITE started
# UVM_INFO D:/Digital Verification debloma/Projects/Project2(FIFO WITH UVM)/FIFO_UVM/FIFO_test_pkg.sv(71) @ 602: uvm_test_top [run_phase] READ WRITE ended
# UVM_INFO D:/Digital Verification debloma/Projects/Project2(FIFO WITH UVM)/FIFO_UVM/FIFO_test_pkg.sv(75) @ 602: uvm_test_top [run_phase] READ WRITE EMPTY started
# UVM_INFO D:/Digital Verification debloma/Projects/Project2(FIFO WITH UVM)/FIFO_UVM/FIFO_test_pkg.sv(77) @ 636: uvm_test_top [run_phase] READ WRITE EMPTY ended
# UVM_INFO D:/Digital Verification debloma/Projects/Project2(FIFO WITH UVM)/FIFO_UVM/FIFO_scoreboard_pkg.sv(85) @ 636: uvm_test_top.env.sv [report_phase] Total successful transactions: 314
# UVM_INFO D:/Digital Verification debloma/Projects/Project2(FIFO WITH UVM)/FIFO_UVM/FIFO_scoreboard_pkg.sv(86) @ 636: uvm_test_top.env.sv [report_phase] Total failed transactions: 3
#

```

Coverage directives:

Cover Directives														
Name	Language	Enabled	Log	Count	Atleast	Limit	Weight	Cmpf %	Cmpf graph	Included	Memory	Peak Memory	Peak Memory Time	Cumulative Threads
<code>#`IFIFO_top/DUT/S... SVA</code>	SVA	✓ Off		13	1	Unl...	1	100%	✓	✓	0	0	0ns	0
<code>#`IFIFO_top/DUT/S... SVA</code>	SVA	✓ Off		39	1	Unl...	1	100%	✓	✓	0	0	0ns	0
<code>#`IFIFO_top/DUT/S... SVA</code>	SVA	✓ Off		16	1	Unl...	1	100%	✓	✓	0	0	0ns	0
<code>#`IFIFO_top/DUT/S... SVA</code>	SVA	✓ Off		46	1	Unl...	1	100%	✓	✓	0	0	0ns	0
<code>#`IFIFO_top/DUT/S... SVA</code>	SVA	✓ Off		16	1	Unl...	1	100%	✓	✓	0	0	0ns	0
<code>#`IFIFO_top/DUT/S... SVA</code>	SVA	✓ Off		13	1	Unl...	1	100%	✓	✓	0	0	0ns	0
<code>#`IFIFO_top/DUT/S... SVA</code>	SVA	✓ Off		152	1	Unl...	1	100%	✓	✓	0	0	0ns	0
<code>#`IFIFO_top/DUT/S... SVA</code>	SVA	✓ Off		62	1	Unl...	1	100%	✓	✓	0	0	0ns	0
<code>#`IFIFO_top/DUT/S... SVA</code>	SVA	✓ Off		77	1	Unl...	1	100%	✓	✓	0	0	0ns	0
<code>#`IFIFO_top/DUT/S... SVA</code>	SVA	✓ Off		8	1	Unl...	1	100%	✓	✓	0	0	0ns	0
<code>#`IFIFO_top/DUT/S... SVA</code>	SVA	✓ Off		111	1	Unl...	1	100%	✓	✓	0	0	0ns	0
<code>#`IFIFO_top/DUT/S... SVA</code>	SVA	✓ Off		17	1	Unl...	1	100%	✓	✓	0	0	0ns	0
<code>#`IFIFO_top/DUT/S... SVA</code>	SVA	✓ Off		25	1	Unl...	1	100%	✓	✓	0	0	0ns	0
<code>#`IFIFO_top/DUT/S... SVA</code>	SVA	✓ Off		6	1	Unl...	1	100%	✓	✓	0	0	0ns	0

Analysis:



تم بحمد الله

(وَقُلْ أَعْمَلُواْ فَسَيَرَى اللَّهُ عَمَلَكُمْ وَرَسُولُهُ وَالْمُؤْمِنُونَ)

سورة التوبة، الآية ١٠٥

صدق الله العظيم