


# **UART\_TX**

## **Verify by SVA**


**By: Mohammed Anwar  
Abd allatif**



## **Verification of UART Transmitter**

### **Introduction :-**

- There are many serial communication protocol as I2C, UART and SPI.
- A Universal Asynchronous Receiver/Transmitter (UART) is a block of circuitry responsible for implementing serial communication.
- UART is Full Duplex protocol (data transmission in both directions simultaneously)
- Transmitting UART converts parallel data from the master device (eg. CPU) into serial form and transmit in serial to receiving UART.
- Receiving UART will then convert the serial data back into parallel data for the receiving device.



## RTL DESIGN\_CODE:

```

D: > IEEE Verification > Final Project > UART_TX_UVM > UART_TX_files_UVM >   UART_TX.sv
1  module uart_tx (uart_tx_if.DUT R_if);
2
3
4  reg [3:0] state = R_if.IDLE;
5  reg [3:0] counter = 0;
6  reg [7:0] data_reg;
7  reg parity_bit;
8
9  always @(posedge R_if.clk or negedge R_if.reset) begin
10    if (!R_if.reset) begin
11      state <= R_if.IDLE;
12      R_if.TX_OUT <= 1'b1;
13      R_if.Busy <= 1'b0;
14      counter <= 0;
15    end else begin
16      case (state)
17        R_if.IDLE: begin
18          R_if.TX_OUT <= 1'b1;
19          R_if.Busy <= 1'b0;
20          counter <= 0 ;
21          if (R_if.DATA_VALID) begin
22            data_reg <= R_if.R_DATA;
23            parity_bit <= (R_if.PAR_TYP == 0 ) ? ~^R_if.P_DATA : ^R_if.P_DATA ;
24            state <= R_if.START;
25            R_if.Busy <= 1'b1;
26          end
27        end
28        R_if.START: begin
29          R_if.TX_OUT <= 1'b0;
30          state <= R_if.DATA;
31          counter <= 0 ;
32        end
33      end
34
35      R_if.DATA: begin
36        R_if.TX_OUT <= data_reg[counter];
37        counter <= counter + 1 ;
38        if (counter == 7) begin
39          state <= (R_if.PAR_EN) ? R_if.PARITY : R_if.STOP ;
40        end
41      end
42
43      R_if.PARITY: begin
44        R_if.TX_OUT <= parity_bit ;
45        state <= R_if.STOP;
46      end
47
48      R_if.STOP: begin
49        R_if.TX_OUT <= 1'b1;
50        state <= R_if.IDLE;
51      end
52    endcase
53  end
54 end
55

```

## GOLDEN MODEL\_CODE :

```

FUART_TX_GOLDEN.sv
1  module uart_golden_model(uart_tx_if.GOLD u_if);
2    reg [3:0] counter = 0;
3    reg [7:0] DATA_reg;
4    reg PARITY_bit;
5    reg [3:0] cs, ns;
6
7    // State memory
8    always @ (posedge u_if.clk or negedge u_if.reset) begin
9      if (!u_if.reset) begin
10        | cs <= u_if.IDLE;
11      end
12      else begin
13        | cs <= ns;
14      end
15    end
16
17    // Next state Logic
18    always @ (*) begin
19      case (cs)
20        u_if.IDLE: begin
21          if (u_if.DATA_VALID) begin
22            | ns = u_if.START;
23          end
24        end
25        u_if.START: ns = u_if.DATA;
26        u_if.DATA: begin
27          if (counter == 7) begin
28            | ns = (u_if.PAR_EN) ? u_if.PARITY : u_if.STOP;
29          end
30        end
31        u_if.PARITY: ns = u_if.STOP;
32        u_if.STOP: ns = u_if.IDLE;
33        default: ns = u_if.IDLE;
34      endcase
35    end
36
37    // Output logic
38    always @ (posedge u_if.clk or negedge u_if.reset) begin
39      if (!u_if.reset) begin
40        | u_if.TX_OUT_ex <= 1'b1;
41        | u_if.Busy_ex <= 1'b0;
42        | counter <= 0;
43      end
44      else begin
45        case (cs)
46          u_if.IDLE: begin
47            | u_if.TX_OUT_ex <= 1'b1;
48            | u_if.Busy_ex <= 1'b0;
49            | counter <= 0;
50            if (u_if.DATA_VALID) begin
51              | DATA_reg <= u_if.P_DATA;
52              | PARITY_bit <= (u_if.PAR_TYP == 0) ? ~u_if.P_DATA : ^u_if.P_DATA;
53              | u_if.Busy_ex <= 1'b1;
54            end
55          end
56
57          ns = (u_if.PAR_EN) ? u_if.PARITY : u_if.STOP;
58        end
59
60        u_if.PARITY: ns = u_if.STOP;
61        u_if.STOP: ns = u_if.IDLE;
62        default: ns = u_if.IDLE;
63      endcase
64    end
65
66    // Output logic
67    always @ (posedge u_if.clk or negedge u_if.reset) begin
68      if (!u_if.reset) begin
69        | u_if.TX_OUT_ex <= 1'b1;
70        | u_if.Busy_ex <= 1'b0;
71        | counter <= 0;
72      end
73      else begin
74        case (cs)
75          u_if.IDLE: begin
76            | u_if.TX_OUT_ex <= 1'b1;
77            | u_if.Busy_ex <= 1'b0;
78            | counter <= 0;
79            if (u_if.DATA_VALID) begin
80              | DATA_reg <= u_if.P_DATA;
81              | PARITY_bit <= (u_if.PAR_TYP == 0) ? ~u_if.P_DATA : ^u_if.P_DATA;
82              | u_if.Busy_ex <= 1'b1;
83            end
84          end
85
86          u_if.START: begin
87            | u_if.TX_OUT_ex <= 1'b0;
88            | counter <= 0;
89          end
90
91          u_if.DATA: begin
92            | u_if.TX_OUT_ex <= DATA_reg[counter];
93            | counter <= counter + 1;
94          end
95
96          u_if.PARITY: begin
97            | u_if.TX_OUT_ex <= PARITY_bit;
98          end
99
100         u_if.STOP: begin
101           | u_if.TX_OUT_ex <= 1'b1;
102         end
103       endcase
104     end
105   endmodule

```

## Interface :

```
uart_tx_if.sv
1  interface uart_tx_if(clk);
2
3  // parameter Declaration
4  parameter IDLE = 0;
5  parameter START = 1;
6  parameter DATA = 2;
7  parameter PARITY = 3;
8  parameter STOP = 4;
9
10 //----- input declaration -----
11 input bit clk;
12 logic reset ;
13 logic PAR_EN;
14 logic PAR_TYP;
15 logic DATA_VALID;
16 logic [7:0] P_DATA;
17 //----- output declaration -----
18 logic TX_OUT , TX_OUT_ex ;
19 logic Busy ,Busy_ex ;
20
21 // _____ MODPORTS _____ //
22
23 modport DUT (input clk , reset , PAR_EN , PAR_TYP , DATA_VALID , P_DATA ,output TX_OUT , Busy );
24
25
26 modport TEST(input clk, TX_OUT , Busy, TX_OUT_ex , Busy_ex , output reset , PAR_EN , PAR_TYP , DATA_VALID , P_DATA);
27
28
29 modport MONITOR(output clk , reset , PAR_EN , PAR_TYP , DATA_VALID , P_DATA ,TX_OUT , Busy , TX_OUT_ex , Busy_ex );
30
31
32 modport GOLD (input clk , reset , PAR_EN , PAR_TYP , DATA_VALID , P_DATA ,output TX_OUT_ex , Busy_ex );
33
34
35 endinterface
```

## Top module :

```
uart_tx_top.sv
1  module UART_TX_TOP;
2    bit clk;
3
4    initial begin
5      clk = 0;
6      forever #5 clk = ~clk;
7    end
8
9    uart_tx_if R_if(clk);
10   uart_tx dut(R_if);
11   uart_tb tb(R_if);
12   uart_golden_model golden(R_if);
13   bind uart_tx uart_tx_assertions T1(R_if);
14 endmodule
15
```

## UART\_TX TEST\_:

```

# UART_TX_TEST.sv
1 import UART_TX_pkg::*;
2 module uart_tb #(uart_tx_if.TEST u_if) ;
3
4 uart_tx_pkg uc = new () ;
5
6 int correct_counter = 0 ;
7 int error_counter = 0 ;
8
9 initial begin
10    //UART_1
11    assert_rst;
12    //UART_2
13    repeat(786) begin
14        assert (uc.randomize())
15        u_if.DATA_VALID = uc.DATA_VALID;
16        u_if.P_DATA = uc.P_DATA ;
17        u_if.PAR_EN = uc.PAR_EN ;
18        u_if.PAR_TYP = uc.PAR_TYP ;
19        @(posedge u_if.clk);
20        u_if.DATA_VALID = 1'b0;
21        repeat (9) begin
22            @(posedge u_if.clk) ;
23            uc.TX_OUT = u_if.TX_OUT ;
24            uc.Busy = u_if.Busy ;
25            @(posedge u_if.clk) ;
26            check_result ;
27        end
28    end
29
30
31    #2 $display ("NO. of Correct operations : %d , No. of errors : %d "
32    ,correct_counter,error_counter);
33    #2;
34    $stop;
35 end
36
37 always @(posedge u_if.clk ) begin
38     uc.uart_cg.sample();
39 end
40
41 task assert_rst ;
42     u_if.reset = 0 ;
43     @(posedge u_if.clk);
44     u_if.reset = 1 ;
45 endtask
46
47 task check_result ;
48     if ((u_if.TX_OUT === u_if.TX_OUT_ex)&&(u_if.Busy === u_if.Busy_ex)) correct_counter ++ ;
49     else begin
50         $display ("Error at time %t ", $time );
51         error_counter++;
52     end
53 endtask
54
55 endmodule

```

## UART\_TX MONITOR :

```

# UART_TX_MON.sv
1 module uart_monitor #(uart_tx_if.MONITOR u_if) ;
2
3 always @(posedge u_if.clk ) begin
4     $display("STIMULUS : Reset = %b , P_DATA = %h , PAR_EN = %b , PAR_TYP = %b ,
5     DATA_VALID = %b " , u_if.reset , u_if.P_DATA , u_if.PAR_EN , u_if.PAR_TYP ,
6     u_if.DATA_VALID);
7     $display("OUTPUT : TX_OUT = %b , TX_OUT_ex = %b ,
8             Busy = %b , Busy_ex = %b " ,
9             u_if.TX_OUT,u_if.TX_OUT_ex,u_if.Busy,u_if.Busy_ex);
10 end
11 endmodule

```

## UART\_TX\_COVERAGE\_PKG :

```

// UART_pkg.sv
1 package UART_TX_pkg;
2
3   | class uart_tx_pkg;
4
5   // FSM state encoding (for future use or ref)
6   parameter IDLE = 0;
7   parameter START = 1;
8   parameter DATA = 2;
9   parameter PARITY = 3;
10  parameter STOP = 4;
11
12
13  // Control signals
14  rand logic reset;           // Active-low reset
15  rand logic PAR_EN;          // 0: disable parity, 1: enable parity
16  rand logic PAR_TYP;         // 0: even, 1: odd
17  rand logic DATA_VALID;
18  logic clk;
19
20  // Data
21  rand logic [7:0] P_DATA;
22
23  // DUT outputs
24  logic TX_OUT;
25  logic Busy;
26
27  ///////////////////////////////
28  // Constraints - Functional Coverage Related
29  ///////////////////////////////
30
31
32  // I- Reset active for ~3% of simulation time
33  constraint c_reset_active {
34    reset dist {0 := 3, 1 := 97}; // Active-low reset
35  }
36
37  // II- PAR_TYP toggle: 50% even, 50% odd
38  constraint c_par_typ_toggle {
39    PAR_TYP dist {0 := 50, 1 := 50};
40  }
41
42  // III- PAR_EN enabled 25% of time
43  constraint c_par_en {
44    PAR_EN dist {1 := 25, 0 := 75};
45  }
46
47  // IV- DATA_VALID active most of simulation time
48  constraint c_data_valid {
49    DATA_VALID dist {1 := 85, 0 := 15};
50  }
51
52  // V- P_DATA specs:
53  // a. LSB = 1 in 80% of cases
54  constraint c_lsb_one {
55    (P_DATA[0] == 1) dist {1 := 80, 0 := 20};
56  }
57
58  // b. Specific patterns (11111111, 00000000, 10101010) appear 4% of time
59  constraint c_specific_patterns {
60    P_DATA dist {
61      8'b11111111 := 1,
62      8'b00000000 := 1,
63      8'b10101010 := 1,
64      [8'b00000001:8'b11111110] := 96
65    };
66  }

```

```

}
covergroup uart_cg {
  RST_cp : coverpoint reset {
    bins zero = {0} ;
    bins one = {1} ;
  }
  PAR_TYP_cp : coverpoint PAR_TYP {
    bins zero = {0} ;
    bins one = {1} ;
  }
  PAR_EN_cp : coverpoint PAR_EN {
    bins zero = {0} ;
    bins one = {1} ;
  }
  P_DATA_cp : coverpoint P_DATA {
    bins all_values = {@:255} ;
  }
  DATA_VALID_cp : coverpoint DATA_VALID {
    bins zero = {0} ;
    bins one = {1} ;
  }
  TX_OUT_cp : coverpoint TX_OUT {
    bins zero = {0} ;
    bins one = {1} ;
  }
  Busy_cp : coverpoint Busy {
    bins zero = {0} ;
    bins one = {1} ;
  }
}

PAR_EN_cross_TYPE : cross PAR_EN_cp , PAR_TYP_cp ;
P_DATA_cross_DATA_VALID : cross P_DATA_cp , DATA_VALID_cp ;
TX_OUT_cross_Busy : cross TX_OUT_cp , Busy_cp ;
endgroup

Function new();
  uart_cg = new();
endfunction

endclass
endpackage

```

## UART\_TX ASSERTIONS:

```
D:\> IEEE Verifiction > Final Project > UART_TX_UVM > UART_TX_files_UVM > UART_TX_SVA.sv
1  module uart_tx_assertions (uart_tx_if.DUT vif);
2
3  // Final reset checks after reset is deasserted
4  always_comb begin
5    if (!vif.reset) begin
6      a_assert: assert final(uart_tx.state == vif.IDLE);
7      b_assert: assert final(vif.TX_OUT == 1'b1);
8      c_assert: assert final(vif.Busy == 1'b0);
9      d_assert: assert final(uart_tx.counter == 0);
10    end
11  end
12
13 // 1. TX_OUT should be high and Busy low in IDLE state
14 property idle_behavior;
15   @(posedge vif.clk) disable iff (!vif.reset)
16   (uart_tx.state == vif.IDLE && vif.DATA_VALID == 1'b0) |->
17   (vif.TX_OUT == 1'b1 && vif.Busy == 1'b0 && uart_tx.counter == 0);
18 endproperty
19 p1: assert property(idle_behavior) else $error("TX_OUT should be 1 and Busy 0 in IDLE state.");
20 c1: cover property(idle_behavior);
21
22 // 2. FSM should remain in IDLE when DATA_VALID = 0
23 property idle_2;
24   @(posedge vif.clk) disable iff (!vif.reset)
25   (uart_tx.state == vif.IDLE && vif.DATA_VALID == 1'b0) |-> (uart_tx.state == vif.IDLE);
26 endproperty
27 p2: assert property(idle_2) else $error("State should remain IDLE when DATA_VALID is 0.");
28 c2: cover property(idle_2);
29
30 // 3. START state: TX_OUT should be 0 and counter = 0
31 property start_bit_low;
32   @(posedge vif.clk) disable iff (!vif.reset)
33   (uart_tx.state == vif.START) |-> (vif.TX_OUT == 1'b0 && uart_tx.counter == 0);
34 endproperty
35 p3: assert property(start_bit_low) else $error("TX_OUT should be 0 and counter 0 in START state.");
36 c3: cover property(start_bit_low);
37
38 // 4. DATA state continues when counter != 7
39 property data_bit_1;
40   @(posedge vif.clk) disable iff (!vif.reset)
41   (uart_tx.state == vif.DATA && uart_tx.counter != 7) |-> (uart_tx.state == vif.DATA);
42 endproperty
43 p4: assert property(data_bit_1) else $error("FSM should stay in DATA state while counter != 7.");
44 c4: cover property(data_bit_1);
45
46 // 5. TX_OUT should match data_reg[counter] and counter must increment
47 property data_bit_match;
48   @(posedge vif.clk) disable iff (!vif.reset)
49   (uart_tx.state == vif.DATA && uart_tx.counter != 7) |->
50   (vif.TX_OUT == uart_tx.data_reg[$past(uart_tx.counter)] &&
51   uart_tx.counter == $past(uart_tx.counter) + 1);
52 endproperty
53 p5: assert property(data_bit_match) else $error("TX_OUT mismatch or counter didn't increment in DATA state.");
54 c5: cover property(data_bit_match);
55
56 // 6. PARITY state: TX_OUT should match calculated parity bit
57 property parity_correct;
58   @(posedge vif.clk) disable iff (!vif.reset)
59   (uart_tx.state == vif.PARITY) |-> (vif.TX_OUT == uart_tx.parity_bit);
60 endproperty
61 p6: assert property(parity_correct) else $error("TX_OUT does not match expected parity bit.");
62 c6: cover property(parity_correct);
63
64 // 7. STOP state: TX_OUT should be high
65 property stop_bit_high;
66   @(posedge vif.clk) disable iff (!vif.reset)
67   (uart_tx.state == vif.STOP) |-> (vif.TX_OUT == 1'b1);
68 endproperty
69 p7: assert property(stop_bit_high) else $error("TX_OUT must be high in STOP state.");
70 c7: cover property(stop_bit_high);
```

```

1 // 8. No transition from IDLE if DATA_VALID is not asserted
2 property no_start_without_valid;
3   @(posedge vif.clk) disable iff (!vif.reset)
4     (uart_tx.state == vif.IDLE & vif.DATA_VALID == 0) |-> (uart_tx.state == vif.IDLE);
5 endproperty
6 p8: assert property(no_start_without_valid) else $error("FSM left IDLE without DATA_VALID = 1.");
7 c8: cover property(no_start_without_valid);
8
9 // 9. Even parity logic from IDLE
10 property idle_even_parity;
11   @(posedge vif.clk) disable iff (!vif.reset)
12   (uart_tx.state == vif.IDLE & vif.DATA_VALID == 1 & vif.PAR_TYP == 0) |->
13     (uart_tx.parity_bit == ~$past(vif.P_DATA)) &&
14     vif.Busy == 1'b1 &&
15     uart_tx.data_reg == $past(vif.P_DATA));
16 endproperty
17 p9: assert property(idle_even_parity) else $error("Even parity incorrect after IDLE.");
18 c9: cover property(idle_even_parity);
19
20 // 10. Odd parity logic from IDLE
21 property idle_odd_parity;
22   @(posedge vif.clk) disable iff (!vif.reset)
23   (uart_tx.state == vif.IDLE & vif.DATA_VALID == 1 & vif.PAR_TYP == 1) |->
24     (uart_tx.parity_bit == ^$past(vif.P_DATA)) &&
25     vif.Busy == 1'b1 &&
26     uart_tx.data_reg == $past(vif.P_DATA));
27 endproperty
28 p10: assert property(idle_odd_parity) else $error("Odd parity incorrect after IDLE.");
29 c10: cover property(idle_odd_parity);
30
31 // 11. Transition from IDLE to START when DATA_VALID = 1
32 property idle_to_start;
33   @(posedge vif.clk) disable iff (!vif.reset)
34   (uart_tx.state == vif.IDLE & vif.DATA_VALID == 1) |-> (uart_tx.state == vif.START);
35 endproperty
36 p11: assert property(idle_to_start) else $error("Should move from IDLE to START when DATA_VALID = 1.");
37 c11: cover property(idle_to_start);
38
39 // 12. DATA to PARITY transition when counter==7 and PAR_EN==1
40 property data_to_parity;
41   @(posedge vif.clk) disable iff (!vif.reset)
42   (uart_tx.state == vif.DATA & uart_tx.counter == 7 & vif.PAR_EN == 1) |->
43     (uart_tx.state == vif.PARITY);
44 endproperty
45 p12: assert property(data_to_parity) else $error("Should go to PARITY after DATA if PAR_EN == 1.");
46 c12: cover property(data_to_parity);
47
48 // 13. DATA to STOP transition when counter==7 and PAR_EN==0
49 property data_to_stop;
50   @(posedge vif.clk) disable iff (!vif.reset)
51   (uart_tx.state == vif.DATA & uart_tx.counter == 7 & vif.PAR_EN == 0) |->
52     (uart_tx.state == vif.STOP);
53 endproperty
54 p13: assert property(data_to_stop) else $error("Should go to STOP after DATA if PAR_EN == 0.");
55 c13: cover property(data_to_stop);
56
57 // 14. PARITY to STOP transition
58 property parity_to_stop;
59   @(posedge vif.clk) disable iff (!vif.reset)
60   (uart_tx.state == vif.PARITY) |->
61     (vif.TX_OUT == $past(uart_tx.parity_bit) && uart_tx.state == vif.STOP);
62 endproperty
63 p14: assert property(parity_to_stop) else $error("Should go to STOP after PARITY.");
64 c14: cover property(parity_to_stop);
65
66 // 15. STOP to IDLE transition
67 property stop_to_idle;
68   @(posedge vif.clk) disable iff (!vif.reset)
69   (uart_tx.state == vif.STOP) |->
70     (vif.TX_OUT == 1 && uart_tx.state == vif.IDLE);
71 endproperty
72 p15: assert property(stop_to_idle) else $error("Should go to IDLE after STOP.");
73 c15: cover property(stop_to_idle);
74
75 endmodule

```


## DO\_File :

```
# run.do
1   vlib work
2
3   vlog -sv +cover +acc \
4     UART_TX_IF.sv \
5     UART_TX.sv \
6     UART_TX_GOLDEN.sv \
7     UART_TX_MON.sv \
8     UART_TX_SVA.sv \
9     UART_TX_TEST.sv \
10    UART_TX_TOP.sv \
11    UART_pkg.sv
12
13  vsim -voptargs=+acc work.UART_TX_TOP -classdebug -uvmcontrol=all -coverage
14  |
15  add wave /UART_TX_TOP/clk
16  add wave -hex /UART_TX_TOP/R_if/*
17
18
19  run -all
20
21  coverage save uart_tx.ucdb -onexit
22
23
24  vcover report uart_tx.ucdb -details -all -annotate -output coverage.txt
25
26  # quit -sim
27
```

## List:

```
UART_TX.sv
UART_TX_GOLDEN.sv
UART_TX_IF.sv
UART_TX_MON.SV
UART_TX_SVA.SV
UART_TX_TEST.SV
UART_TX_TOP.SV
UART_pkg.sv]
```

## PART1 :- SVA testbench structure:




## 2 Assertions table:

| Feature   | Assertion  |
|---|--|
| When reset is deasserted : State at IDLE ,TX_OUT = 1'B1,Busy = 1'b0,counter=0 | <pre> // Final reset checks after  reset is deasserted always_comb begin     if (!vif.reset) begin         a_assert: assert final(uart_tx.state == vif.IDLE);         b_assert: assert final(vif.TX_OUT == 1'b1);         c_assert: assert final(vif.Busy == 1'b0);         d_assert: assert final(uart_tx.counter == 0);     end end </pre> |


TX\_OUT should be high and Busy low in IDLE STATE

```
// 1. TX_OUT should be high and Busy low in IDLE state
property idle_behavior;
  @(posedge vif.clk) disable iff (!vif.reset)
    (uart_tx.state == vif.IDLE && vif.DATA_VALID == 1'b0) |=>
      (vif.TX_OUT == 1'b1 && vif.Busy == 1'b0 && uart_tx.counter == 0);
endproperty
p1: assert property(idle_behavior) else $error("TX_OUT should be 1 and Busy 0 in IDLE state.");
c1: cover property(idle_behavior);
```




FSM should remain in IDLE when DATA\_VALID = 0

```
// 2. FSM should remain in IDLE when DATA_VALID = 0
property idle_2;
  @(posedge vif.clk) disable iff (!vif.reset)
    (uart_tx.state == vif.IDLE && vif.DATA_VALID == 1'b0) |=> (uart_tx.state == vif.IDLE);
endproperty
p2: assert property(idle_2) else $error("State should remain IDLE when DATA_VALID is 0.");
c2: cover property(idle_2);
```




TX\_OUT should be 0 and counter =0 at state START

```
// 3. START state: TX_OUT should be 0 and counter = 0
property start_bit_low;
  @(posedge vif.clk) disable iff (!vif.reset)
    (uart_tx.state == vif.START) |=> (vif.TX_OUT == 1'b0 && uart_tx.counter == 0);
endproperty
p3: assert property(start_bit_low) else $error("TX_OUT should be 0 and counter 0 in START state.");
c3: cover property(start_bit_low);
```





DATA state continues when counter not equal 7


```
// 4. DATA state continues when counter != 7
property data_bit_1;
  @(posedge vif.clk) disable iff (!vif.reset)
    (uart_tx.state == vif.DATA && uart_tx.counter != 7) |=> (uart_tx.state == vif.DATA);
endproperty
p4: assert property(data_bit_1) else $error("FSM should stay in DATA state while counter != 7.");
c4: cover property(data_bit_1);
```



TX\_OUT should match data\_reg[counter] and counter must increment


```
// 5. TX_OUT should match data_reg[counter] and counter must increment
property data_bit_match;
  @(posedge vif.clk) disable iff (!vif.reset)
    (uart_tx.state == vif.DATA && uart_tx.counter != 7) |=>
      (vif.TX_OUT == uart_tx.data_reg[$past(uart_tx.counter)] &&
       | uart_tx.counter == $past(uart_tx.counter) + 1);
endproperty
p5: assert property(data_bit_match) else $error("TX_OUT mismatch or counter didn't increment in DATA state.");
c5: cover property(data_bit_match);
```

|   |  |
|---|--|
|   |    |
| PARITY state: TX_OUT should match calculated parity bit | <pre>// 6. PARITY state: TX_OUT should match calculated parity bit property parity_correct;   @(posedge vif.clk) disable iff (!vif.reset)     (uart_tx.state == vif.PARITY)  =&gt; (vif.TX_OUT == uart_tx.parity_bit); endproperty p6: assert property(parity_correct) else \$error("TX_OUT does not match expected parity bit."); c6: cover property(parity_correct);</pre>  |
| STOP state: TX_OUT should be high.                      | <pre>// 7. STOP state: TX_OUT should be high property stop_bit_high;   @(posedge vif.clk) disable iff (!vif.reset)     (uart_tx.state == vif.STOP)  =&gt; (vif.TX_OUT == 1'b1); endproperty p7: assert property(stop_bit_high) else \$error("TX_OUT must be high in STOP state."); c7: cover property(stop_bit_high);</pre>  |



Even parity logic from IDLE.


```
// 9. Even parity logic from IDLE
property idle_even_parity;
  @(posedge vif.clk) disable iff (!vif.reset)
    (uart_tx.state == vif.IDLE & vif.DATA_VALID == 1 && vif.PAR_TYP == 0) |=>
      (uart_tx.parity_bit == ~$past(vif.P_DATA)) &&
        vif.Busy == 1'b1 &&
          uart_tx.data_reg == $past(vif.P_DATA));
endproperty
p9: assert property(idle_even_parity) else $error("Even parity incorrect after IDLE.");
c9: cover property(idle_even_parity);
```



Odd parity logic from IDLE


```
// 10. Odd parity logic from IDLE
property idle_odd_parity;
  @(posedge vif.clk) disable iff (!vif.reset)
    (uart_tx.state == vif.IDLE && vif.DATA_VALID == 1 && vif.PAR_TYP == 1) |=>
      (uart_tx.parity_bit == ^$past(vif.P_DATA)) &&
        vif.Busy == 1'b1 &&
          uart_tx.data_reg == $past(vif.P_DATA));
endproperty
p10: assert property(idle_odd_parity) else $error("Odd parity incorrect after IDLE.");
c10: cover property(idle_odd_parity);
```

|   |   |
|---|---|
|   |   |
| Transition from IDLE to START when DATA_VALID = 1.      | <pre>// 11. Transition from IDLE to START when DATA_VALID = 1 property idle_to_start;   @(posedge vif.clk) disable iff (!vif.reset)     (uart_tx.state == vif.IDLE &amp;&amp; vif.DATA_VALID == 1)  =&gt; (uart_tx.state == vif.START); endproperty p11: assert property(idle_to_start) else \$error("Should move from IDLE to START when DATA_VALID = 1."); c11: cover property(idle_to_start);</pre>  |
| DATA to PARITY transition when counter==7 and PAR_EN==1 | <pre>// 12. DATA to PARITY transition when counter==7 and PAR_EN==1 property data_to_parity;   @(posedge vif.clk) disable iff (!vif.reset)     (uart_tx.state == vif.DATA &amp;&amp; uart_tx.counter == 7 &amp;&amp; vif.PAR_EN == 1)  =&gt;       (uart_tx.state == vif.PARITY); endproperty p12: assert property(data_to_parity) else \$error("Should go to PARITY after DATA if PAR_EN == 1."); c12: cover property(data_to_parity);</pre> |



DATA to STOP  
transition when  
counter==7 and  
PAR\_EN==0

```
// 13. DATA to STOP transition when counter==7 and PAR_EN==0
property data_to_stop;
  @(posedge vif.clk) disable iff (!vif.reset)
    (uart_tx.state == vif.DATA & uart_tx.counter == 7 & vif.PAR_EN == 0) |>
    (uart_tx.state == vif.STOP);
endproperty
p13: assert property(data_to_stop) else $error("Should go to STOP after DATA if PAR_EN == 0.");
c13: cover property(data_to_stop);
```







|                           |   |
|---------------------------|---|
| PARITY to STOP transition | <pre>// 14. PARITY to STOP transition property parity_to_stop;   @(posedge vif.clk) disable iff (!vif.reset)     (uart_tx.state == vif.PARITY)  =&gt;     (vif.TX_OUT == \$past(uart_tx.parity_bit) &amp;&amp; uart_tx.state == vif.STOP); endproperty p14: assert property(parity_to_stop) else \$error("Should go to STOP after PARITY."); c14: cover property(parity_to_stop);</pre> |
|                           |   |

|                         |   |
|-------------------------|---|
| STOP to IDLE transition | <pre>// 15. STOP to IDLE transition property stop_to_idle;   @(posedge vif.clk) disable iff (!vif.reset)     (uart_tx.state == vif.STOP)  =&gt;     (vif.TX_OUT == 1 &amp;&amp; uart_tx.state == vif.IDLE); endproperty p15: assert property(stop_to_idle) else \$error("Should go to IDLE after STOP."); c15: cover property(stop_to_idle);  endmodule</pre> |
|                         |   |

Simulation :

| Name                     | Assertion Type | Language | Enable | Failure Count | Pass Count | Active Count | Memory | Peak Memory | Peak Memory Time | Cumulative Threads | ATV                                     | Assertion Expression | Included |
|--------------------------|----------------|----------|--------|---------------|------------|--------------|--------|-------------|------------------|--------------------|---|----------------------|----------|
| △ /uvm_pkg::uvm_re...    | Immediate      | SVA      | on     | 0             | 0          | -            | -      | -           | -                | 0 off              | assert (\$cast(seq,o))                  | ✗                    |          |
| △ /uvm_pkg::uvm_re...    | Immediate      | SVA      | on     | 0             | 0          | -            | -      | -           | -                | 0 off              | assert ()                               | ✗                    |          |
| △ /pack_seq\$uart_t...   | Immediate      | SVA      | on     | 0             | 1          | -            | -      | -           | -                | 0 off              | assert (randomize(...))                 | ✓                    |          |
| △ /pack_seq\$uart_t...   | Immediate      | SVA      | on     | 0             | 1          | -            | -      | -           | -                | 0 off              | assert(uart_tx_state==0)                | ✓                    |          |
| △ /uart_top/DUT/ASS...   | Immediate      | SVA      | on     | 0             | 1          | -            | -      | -           | -                | 0 off              | assert (.vif.TX_OUT)                    | ✓                    |          |
| △ /uart_top/DUT/ASS...   | Immediate      | SVA      | on     | 0             | 1          | -            | -      | -           | -                | 0 off              | assert (.vif.Busy)                      | ✓                    |          |
| △ /uart_top/DUT/ASS...   | Immediate      | SVA      | on     | 0             | 1          | -            | -      | -           | -                | 0 off              | assert (uart_tx_counter==0)             | ✓                    |          |
| △ /uart_top/DUT/ASS...   | Concurrent     | SVA      | on     | 0             | 1          | -            | 08     | 08          | 0 ns             | 0 off              | assertf (@posedge vif.clk) disable i... | ✓                    |          |
| △ /uart_top/DUT/ASS...   | Concurrent     | SVA      | on     | 0             | 1          | -            | 08     | 08          | 0 ns             | 0 off              | assertf (@posedge vif.clk) disable i... | ✓                    |          |
| + △ /uart_top/DUT/ASS... | Concurrent     | SVA      | on     | 0             | 1          | -            | 08     | 08          | 0 ns             | 0 off              | assertf (@posedge vif.clk) disable i... | ✓                    |          |
| + △ /uart_top/DUT/ASS... | Concurrent     | SVA      | on     | 0             | 1          | -            | 08     | 08          | 0 ns             | 0 off              | assertf (@posedge vif.clk) disable i... | ✓                    |          |
| + △ /uart_top/DUT/ASS... | Concurrent     | SVA      | on     | 0             | 1          | -            | 08     | 08          | 0 ns             | 0 off              | assertf (@posedge vif.clk) disable i... | ✓                    |          |
| + △ /uart_top/DUT/ASS... | Concurrent     | SVA      | on     | 0             | 1          | -            | 08     | 08          | 0 ns             | 0 off              | assertf (@posedge vif.clk) disable i... | ✓                    |          |
| + △ /uart_top/DUT/ASS... | Concurrent     | SVA      | on     | 0             | 1          | -            | 08     | 08          | 0 ns             | 0 off              | assertf (@posedge vif.clk) disable i... | ✓                    |          |
| + △ /uart_top/DUT/ASS... | Concurrent     | SVA      | on     | 0             | 1          | -            | 08     | 08          | 0 ns             | 0 off              | assertf (@posedge vif.clk) disable i... | ✓                    |          |
| + △ /uart_top/DUT/ASS... | Concurrent     | SVA      | on     | 0             | 1          | -            | 08     | 08          | 0 ns             | 0 off              | assertf (@posedge vif.clk) disable i... | ✓                    |          |
| + △ /uart_top/DUT/ASS... | Concurrent     | SVA      | on     | 0             | 1          | -            | 08     | 08          | 0 ns             | 0 off              | assertf (@posedge vif.clk) disable i... | ✓                    |          |
| + △ /uart_top/DUT/ASS... | Concurrent     | SVA      | on     | 0             | 1          | -            | 08     | 08          | 0 ns             | 0 off              | assertf (@posedge vif.clk) disable i... | ✓                    |          |
| + △ /uart_top/DUT/ASS... | Concurrent     | SVA      | on     | 0             | 1          | -            | 08     | 08          | 0 ns             | 0 off              | assertf (@posedge vif.clk) disable i... | ✓                    |          |
| + △ /uart_top/DUT/ASS... | Concurrent     | SVA      | on     | 0             | 1          | -            | 08     | 08          | 0 ns             | 0 off              | assertf (@posedge vif.clk) disable i... | ✓                    |          |
| + △ /uart_top/DUT/ASS... | Concurrent     | SVA      | on     | 0             | 1          | -            | 08     | 08          | 0 ns             | 0 off              | assertf (@posedge vif.clk) disable i... | ✓                    |          |
| + △ /uart_top/DUT/ASS... | Concurrent     | SVA      | on     | 0             | 1          | -            | 08     | 08          | 0 ns             | 0 off              | assertf (@posedge vif.clk) disable i... | ✓                    |          |
| + △ /uart_top/DUT/ASS... | Concurrent     | SVA      | on     | 0             | 1          | -            | 08     | 08          | 0 ns             | 0 off              | assertf (@posedge vif.clk) disable i... | ✓                    |          |
| + △ /uart_top/DUT/ASS... | Concurrent     | SVA      | on     | 0             | 1          | -            | 08     | 08          | 0 ns             | 0 off              | assertf (@posedge vif.clk) disable i... | ✓                    |          |





```

# UVM_INFO verilog_src/questa_umb.pkg-1.2/src/questa_umb.pkg.sv(277) @ 0: reporter [Questa UVM] QUESTA_UMB-1.2.3
# UVM_INFO verilog_src/questa_umb.pkg-1.2/src/questa_umb.pkg.sv(278) @ 0: reporter [Questa UVM] questas_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RDTST] Running test test...
# UVM_INFO D:/IEEE Verification/Final Project/UART_TX_UVM/UART_TX_files/UVM/UART_TX_TEST_pkg.sv(51) @ 0: uvm_test_top [run_phase] Reset sequence started
# UVM_INFO D:/IEEE Verification/Final Project/UART_TX_UVM/UART_TX_files/UVM/UART_TX_TEST_pkg.sv(52) @ 2: uvm_test_top [run_phase] Reset sequence finished
# UVM_INFO D:/IEEE Verification/Final Project/UART_TX_UVM/UART_TX_files/UVM/UART_TX_TEST_pkg.sv(55) @ 2: uvm_test_top [run_phase] Hoparity sequence started
# UVM_INFO D:/IEEE Verification/Final Project/UART_TX_UVM/UART_TX_files/UVM/UART_TX_TEST_pkg.sv(57) @ 4: uvm_test_top [run_phase] Hoparity sequence finished
# UVM_INFO D:/IEEE Verification/Final Project/UART_TX_UVM/UART_TX_files/UVM/UART_TX_TEST_pkg.sv(59) @ 4: uvm_test_top [run_phase] tx_parity_sequence started
# UVM_INFO D:/IEEE Verification/Final Project/UART_TX_UVM/UART_TX_files/UVM/UART_TX_TEST_pkg.sv(61) @ 6: uvm_test_top [run_phase] tx_parity_sequence finished
# UVM_INFO D:/IEEE Verification/Final Project/UART_TX_UVM/UART_TX_files/UVM/UART_TX_TEST_pkg.sv(64) @ 6: uvm_test_top [run_phase] Random sequence started
# UVM_INFO D:/IEEE Verification/Final Project/UART_TX_UVM/UART_TX_files/UVM/UART_TX_TEST_pkg.sv(66) @ 2004: uvm_test_top [run_phase] Random sequence finished
# UVM_INFO D:/IEEE Verification/Final Project/UART_TX_UVM/UART_TX_files/UVM/UART_TX_TEST_pkg.sv(69) @ 2004: uvm_test_top [run_phase] Random sequence started
# UVM_INFO D:/IEEE Verification/Final Project/UART_TX_UVM/UART_TX_files/UVM/UART_TX_TEST_pkg.sv(71) @ 2440: uvm_test_top [run_phase] Random sequence finished
# UVM_INFO D:/IEEE Verification/Final Project/UART_TX_UVM/UART_TX_files/UVM/UART_TX_SCOREBOARD_pkg.sv(127) @ 2444: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
** Warning: (vsim-PLI-3070) $formatc i Too many arguments.
# Time: 2440 ns Iteration: 43 Process: /uvm_pkgs/uvm_phase:m:run_phases:/F04N8147_7ff4f7e5e59 File: D:/IEEE Verification/Final Project/UART_TX_UVM/UART_TX_FILES_UVM/UART_TX_SCOREBOARD_PKG.sv Line: 53
# UVM_INFO D:/IEEE Verification/Final Project/UART_TX_UVM/UART_TX_FILES_UVM/UART_TX_SCOREBOARD_PKG.sv(53) @ 2440: uvm_test_top.env.sv [SB_REPORT]
--- UVMN|pvz Itng,0703aw^K 0 1220

```

## transcript snippets:

```

#
# --- UVM Report Summary ---
#
# ** Report counts by severity
# UVM_INFO : 15
# UVM_WARNING : 0
# UVM_ERROR : 0
# UVM_FATAL : 0
# ** Report counts by id
# [Questas UVM] 2
# [RNTST] 1
# [SB_REPORT] 1
# [TEST_DONE] 1
# [run_phase] 10
# ** Note: $finish    : C:/questasim64_2024.1/win64/..//verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
# Time: 2440 ns Iteration: 61 Instance: /uart_top
# 1
# Break in Task uvm_pkg/uvm_root::run_test at C:/questasim64_2024.1/win64/..//verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
# Causality operation skipped due to absence of debug database file
VSIM 5>

```

## Coverage directives:

| Name                | Class Type | Coverage | Goal | % of Goal | Status | Included | Merge_instances | Get_inst_coverage | Comment |
|---------------------|------------|----------|------|-----------|--------|----------|-----------------|-------------------|---------|
| /pack_coverage/u... |            | 100.00%  |      |           |        |          |                 |                   |         |
| └ TYPB UART_C...    |            | 100.00%  | 100  | 100.00... | ✓      |          |                 |                   | auto(1) |
| └ CVP UART...       |            | 100.00%  | 100  | 100.00... | ✓      |          |                 |                   |         |
| └ CVP UART...       |            | 100.00%  | 100  | 100.00... | ✓      |          |                 |                   |         |
| └ CVP UART...       |            | 100.00%  | 100  | 100.00... | ✓      |          |                 |                   |         |
| └ CVP UART...       |            | 100.00%  | 100  | 100.00... | ✓      |          |                 |                   |         |
| └ CROSS UA...       |            | 100.00%  | 100  | 100.00... | ✓      |          |                 |                   |         |
| └ CROSS UA...       |            | 100.00%  | 100  | 100.00... | ✓      |          |                 |                   |         |

## Code\_coverage :

| Name                     | Language | Enabled | Log | Count | AtLeast | Limit  | Weight | Cmplt % | Cmplt graph | Included | Memory | Peak Memory | Peak Memory Time | Cumulative Threads |
|--------------------------|----------|---------|-----|-------|---------|--------|--------|---------|-------------|----------|--------|-------------|------------------|--------------------|
| /uart_top/DUT/ASS... SVA |          | ✓       | Off | 937   | 1       | Unl... | 1      | 100%    | ✓           | ✓        | 0      | 0           | 0 ns             | 0                  |
| /uart_top/DUT/ASS... SVA |          | ✓       | Off | 937   | 1       | Unl... | 1      | 100%    | ✓           | ✓        | 0      | 0           | 0 ns             | 0                  |
| /uart_top/DUT/ASS... SVA |          | ✓       | Off | 21    | 1       | Unl... | 1      | 100%    | ✓           | ✓        | 0      | 0           | 0 ns             | 0                  |
| /uart_top/DUT/ASS... SVA |          | ✓       | Off | 136   | 1       | Unl... | 1      | 100%    | ✓           | ✓        | 0      | 0           | 0 ns             | 0                  |
| /uart_top/DUT/ASS... SVA |          | ✓       | Off | 136   | 1       | Unl... | 1      | 100%    | ✓           | ✓        | 0      | 0           | 0 ns             | 0                  |
| /uart_top/DUT/ASS... SVA |          | ✓       | Off | 3     | 1       | Unl... | 1      | 100%    | ✓           | ✓        | 0      | 0           | 0 ns             | 0                  |
| /uart_top/DUT/ASS... SVA |          | ✓       | Off | 15    | 1       | Unl... | 1      | 100%    | ✓           | ✓        | 0      | 0           | 0 ns             | 0                  |
| /uart_top/DUT/ASS... SVA |          | ✓       | Off | 937   | 1       | Unl... | 1      | 100%    | ✓           | ✓        | 0      | 0           | 0 ns             | 0                  |
| /uart_top/DUT/ASS... SVA |          | ✓       | Off | 11    | 1       | Unl... | 1      | 100%    | ✓           | ✓        | 0      | 0           | 0 ns             | 0                  |
| /uart_top/DUT/ASS... SVA |          | ✓       | Off | 11    | 1       | Unl... | 1      | 100%    | ✓           | ✓        | 0      | 0           | 0 ns             | 0                  |
| /uart_top/DUT/ASS... SVA |          | ✓       | Off | 22    | 1       | Unl... | 1      | 100%    | ✓           | ✓        | 0      | 0           | 0 ns             | 0                  |
| /uart_top/DUT/ASS... SVA |          | ✓       | Off | 3     | 1       | Unl... | 1      | 100%    | ✓           | ✓        | 0      | 0           | 0 ns             | 0                  |
| /uart_top/DUT/ASS... SVA |          | ✓       | Off | 14    | 1       | Unl... | 1      | 100%    | ✓           | ✓        | 0      | 0           | 0 ns             | 0                  |
| /uart_top/DUT/ASS... SVA |          | ✓       | Off | 3     | 1       | Unl... | 1      | 100%    | ✓           | ✓        | 0      | 0           | 0 ns             | 0                  |
| /uart_top/DUT/ASS... SVA |          | ✓       | Off | 15    | 1       | Unl... | 1      | 100%    | ✓           | ✓        | 0      | 0           | 0 ns             | 0                  |

note when we add :

```
cross_TX_OUT_BUSY      : cross seq_item_cov.TX_OUT, seq_item_cov.Busy;
```

| Name                | Class Type | Coverage | Goal | % of Goal | Status  | Included | Merge_instances | Get_inst_coverage | Comment |
|---------------------|------------|----------|------|-----------|---|----------|-----------------|-------------------|---------|
| /pack_coverage/u... |            | 97.22%   |      |           |   |          |                 |                   |         |
| TYPE UART_C...      |            | 97.22%   | 100  | 97.22%    |  ✓ |          |                 |                   | auto(1) |
| CVP UART...         |            | 100.00%  | 100  | 100.00... |  ✓ |          |                 |                   |         |
| CVP UART...         |            | 100.00%  | 100  | 100.00... |  ✓ |          |                 |                   |         |
| CVP UART...         |            | 100.00%  | 100  | 100.00... |  ✓ |          |                 |                   |         |
| CVP UART...         |            | 100.00%  | 100  | 100.00... |  ✓ |          |                 |                   |         |
| CVP UART...         |            | 100.00%  | 100  | 100.00... |  ✓ |          |                 |                   |         |
| CVP UART...         |            | 100.00%  | 100  | 100.00... |  ✓ |          |                 |                   |         |
| CVP UART...         |            | 100.00%  | 100  | 100.00... |  ✓ |          |                 |                   |         |
| CROSS UA...         |            | 100.00%  | 100  | 100.00... |  ✓ |          |                 |                   |         |
| CROSS UA...         |            | 100.00%  | 100  | 100.00... |  ✓ |          |                 |                   |         |
| CROSS UA...         |            | 75.00%   | 100  | 75.00%    |  ✓ |          |                 |                   |         |

All cases of two autput is not valid :

|               |        |     |           |  |
|---------------|--------|-----|-----------|--|
| CROSS UA...   | 75.00% | 100 | 75.00%    |  ✓ |
| B] bin <au... | 77     | 1   | 100.00... |  ✓ |
| B] bin <au... | 144    | 1   | 100.00... |  ✓ |
| B] bin <au... | 999    | 1   | 100.00... |  ✓ |
| B] bin <au... | 0      | 1   | 0.00%     |  ✓ |

```
=====
== Instance: /uart_top/DUT/ASSERTION
== Design Unit: work uart_tx_assertions
=====

Directive Coverage:
  Directives          15      15      0  100.00%
DIRECTIVE COVERAGE:
-----
Name           Design Design Lang File(Line)   Hits Status
Unit          Unit UnitType
-----
/uart_top/DUT/ASSERTION/c1    uart_tx_assertions Verilog SVA  UART_TX_SVA.sv(20)
                               937 Covered
/uart_top/DUT/ASSERTION/c2    uart_tx_assertions Verilog SVA  UART_TX_SVA.sv(28)
                               937 Covered
/uart_top/DUT/ASSERTION/c3    uart_tx_assertions Verilog SVA  UART_TX_SVA.sv(36)
                               21 Covered
/uart_top/DUT/ASSERTION/c4    uart_tx_assertions Verilog SVA  UART_TX_SVA.sv(44)
                               136 Covered
/uart_top/DUT/ASSERTION/c5    uart_tx_assertions Verilog SVA  UART_TX_SVA.sv(54)
                               136 Covered
/uart_top/DUT/ASSERTION/c6    uart_tx_assertions Verilog SVA  UART_TX_SVA.sv(62)
```

| Covergroup Coverage:                       |         |      |      |           |
|--|---------|------|------|-----------|
| Covergroups                                | 1       | na   | na   | 97.22%    |
| Coverpoints/Crosses                        | 9       | na   | na   | na        |
| Covergroup Bins                            | 41      | 40   | 1    | 97.56%    |
| <hr/>                                      |         |      |      |           |
| Covergroup                                 | Metric  | Goal | Bins | Status    |
| TYPE /pack_coverage/uart_coverage/UART(CG) | 97.22%  | 100  | -    | Uncovered |
| covered/total bins:                        | 40      | 41   | -    |           |
| missing/total bins:                        | 1       | 41   | -    |           |
| % Hit:                                     | 97.56%  | 100  | -    |           |
| Coverpoint cp_PAR_EN                       | 100.00% | 100  | -    | Covered   |
| covered/total bins:                        | 2       | 2    | -    |           |
| missing/total bins:                        | 0       | 2    | -    |           |
| % Hit:                                     | 100.00% | 100  | -    |           |
| bin auto[0]                                | 947     | 1    | -    | Covered   |
| bin auto[1]                                | 273     | 1    | -    | Covered   |
| Coverpoint cp_PAR_TYPE                     | 100.00% | 100  | -    | Covered   |
| covered/total bins:                        | 2       | 2    | -    |           |
| missing/total bins:                        | 0       | 2    | -    |           |
| % Hit:                                     | 100.00% | 100  | -    |           |
| bin auto[0]                                | 608     | 1    | -    | Covered   |
| bin auto[1]                                | 612     | 1    | -    | Covered   |
| Coverpoint cp_P_VALID                      | 100.00% | 100  | -    | Covered   |
| covered/total bins:                        | 2       | 2    | -    |           |
| missing/total bins:                        | 0       | 2    | -    |           |
| % Hit:                                     | 100.00% | 100  | -    |           |
| bin auto[0]                                | 1007    | 1    | -    | Covered   |
| bin auto[1]                                | 212     | 1    | -    | Covered   |
| Coverpoint cp_P_DATA                       | 100.00% | 100  | -    | Covered   |
| covered/total bins:                        | 8       | 8    | -    |           |
| missing/total bins:                        | 0       | 8    | -    |           |
| % Hit:                                     | 100.00% | 100  | -    |           |

TOTAL COVERGROUP COVERAGE: 97.22% COVERGROUP TYPES: 1

DIRECTIVE COVERAGE:

| Name                        | Design Unit        | Design UnitType | Lang | File(Line)          | Hits | Status  |
|-----------------------------|--------------------|-----------------|------|---------------------|------|---------|
| /uart_top/DUT/ASSERTION/c1  | uart_tx_assertions | Verilog         | SVA  | UART_TX_SVA.sv(20)  | 937  | Covered |
| /uart_top/DUT/ASSERTION/c2  | uart_tx_assertions | Verilog         | SVA  | UART_TX_SVA.sv(28)  | 937  | Covered |
| /uart_top/DUT/ASSERTION/c3  | uart_tx_assertions | Verilog         | SVA  | UART_TX_SVA.sv(36)  | 21   | Covered |
| /uart_top/DUT/ASSERTION/c4  | uart_tx_assertions | Verilog         | SVA  | UART_TX_SVA.sv(44)  | 136  | Covered |
| /uart_top/DUT/ASSERTION/c5  | uart_tx_assertions | Verilog         | SVA  | UART_TX_SVA.sv(54)  | 136  | Covered |
| /uart_top/DUT/ASSERTION/c6  | uart_tx_assertions | Verilog         | SVA  | UART_TX_SVA.sv(62)  | 3    | Covered |
| /uart_top/DUT/ASSERTION/c7  | uart_tx_assertions | Verilog         | SVA  | UART_TX_SVA.sv(70)  | 15   | Covered |
| /uart_top/DUT/ASSERTION/c8  | uart_tx_assertions | Verilog         | SVA  | UART_TX_SVA.sv(78)  | 937  | Covered |
| /uart_top/DUT/ASSERTION/c9  | uart_tx_assertions | Verilog         | SVA  | UART_TX_SVA.sv(89)  | 11   | Covered |
| /uart_top/DUT/ASSERTION/c10 | uart_tx_assertions | Verilog         | SVA  | UART_TX_SVA.sv(100) | 11   | Covered |
| /uart_top/DUT/ASSERTION/c11 | uart_tx_assertions | Verilog         | SVA  | UART_TX_SVA.sv(108) | 22   | Covered |
| /uart_top/DUT/ASSERTION/c12 | uart_tx_assertions | Verilog         | SVA  | UART_TX_SVA.sv(117) | 3    | Covered |
| /uart_top/DUT/ASSERTION/c13 | uart_tx_assertions | Verilog         | SVA  | UART_TX_SVA.sv(126) | 14   | Covered |
| /uart_top/DUT/ASSERTION/c14 | uart_tx_assertions | Verilog         | SVA  | UART_TX_SVA.sv(135) | 3    | Covered |
| /uart_top/DUT/ASSERTION/c15 | uart_tx_assertions | Verilog         | SVA  | UART_TX_SVA.sv(144) | 15   | Covered |

TOTAL DIRECTIVE COVERAGE: 100.00% COVERS: 15

Total Coverage By Instance (filtered view): 98.61%

```
|Coverage Report by instance with details
```

```
=====
== Instance: /uart_top/R_if
== Design Unit: work uart_tx_if
=====
```

```
Toggle Coverage:
```

| Enabled Coverage | Bins | Hits | Misses | Coverage |
|------------------|------|------|--------|----------|
| Toggles          | 34   | 34   | 0      | 100.00%  |

```
=====Toggle Details=====
```

```
Toggle Coverage for instance /uart_top/R_if --
```

| Node        | 1H->0L | 0L->1H | "Coverage" |
|-------------|--------|--------|------------|
| Busy        | 1      | 1      | 100.00     |
| Busy_exp    | 1      | 1      | 100.00     |
| DATA_VALID  | 1      | 1      | 100.00     |
| PAR_EN      | 1      | 1      | 100.00     |
| PAR_TYP     | 1      | 1      | 100.00     |
| P_DATA[0-7] | 1      | 1      | 100.00     |
| TX_OUT      | 1      | 1      | 100.00     |
| TX_OUT_EXP  | 1      | 1      | 100.00     |
| clk         | 1      | 1      | 100.00     |
| reset       | 1      | 1      | 100.00     |

```
Total Node Count      =      17
Toggled Node Count    =      17
Untoggled Node Count =      0
```

```
Toggle Coverage       =     100.00% (34 of 34 bins)
```

```
=====
Assertion Coverage:
```

| Assertions                       | 19                | 19            | 0          | 100.00% |
|----------------------------------|-------------------|---------------|------------|---------|
| Name                             | File(Line)        | Failure Count | Pass Count |         |
| /uart_top/DUT/ASSERTION/a_assert | UART_TX_SVA.sv(6) | 0             | 1          |         |
| /uart_top/DUT/ASSERTION/b_assert | UART_TX_SVA.sv(7) | 0             | 1          |         |
| /uart_top/DUT/ASSERTION/c_assert | UART_TX_SVA.sv(8) | 0             | 1          |         |
| /uart_top/DUT/ASSERTION/d_assert | UART_TX_SVA.sv(9) | 0             | 1          |         |

```

UART_TX_SVA.sv(145)          0      1
Branch Coverage:
Enabled Coverage           Bins   Hits   Misses Coverage
-----  -----  -----  -----
Branches                   2      2      0    100.00%
=====Branch Details=====
Branch Coverage for instance /uart_top/DUT/ASSERTION
Line       Item             Count   Source
---  ---  -----
File UART_TX_SVA.sv
-----IF Branch-----
5                      299  Count coming in to IF
5           1                  41  if (!vif.reset) begin
                                258  All False Count
Branch totals: 2 hits of 2 branches = 100.00%
Directive Coverage:
Directives            15      15      0    100.00%
DIRECTIVE COVERAGE:
Name                 Design Design Lang File(Line)   Hits Status
-----
```

```

Statement Coverage:          15 Covered
Enabled Coverage           Bins   Hits   Misses Coverage
-----  -----  -----  -----
Statements                  1      1      0    100.00%
=====Statement Details=====
Statement Coverage for instance /uart_top/DUT/ASSERTION --
Line       Item             Count   Source
---  ---  -----
File UART_TX_SVA.sv
1                      module uart_tx_assertions (uart_tx_if.DUT vi...
2
3                      // Final reset checks after reset is deasse...
4           1                  299  always_comb begin
-----  

==== Instance: /uart_top/DUT
==== Design Unit: work_uart_tx
=====Branch Coverage:
Enabled Coverage           Bins   Hits   Misses Coverage
-----  -----  -----  -----
Branches                   16      15      1    93.75%
=====Branch Details=====
Branch Coverage for instance /uart_top/DUT
Line       Item             Count   Source
---  ---  -----
File UART_TX.sv
```

```

Expression Coverage:
  Enabled Coverage          Bins   Covered   Misses  Coverage
  -----                    ----   -----   -----  -----
  Expressions                  3       3        0   100.00%

=====Expression Details=====

Expression Coverage for instance /uart_top/DUT --

File UART_TX.sv
-----Focused Expression View (Bimodal)-----
Line      23 Item    1 (~R_if.PAR_TYP? ~^R_if.P_DATA: ^R_if.P_DATA)
Expression totals: 3 of 3 input terms covered = 100.00%

      Input Term   Covered   Reason for no coverage           Hint
      -----        -----
      R_if.PAR_TYP     Y
      ~^R_if.P_DATA   Y
      ^R_if.P_DATA    Y

      Rows:   Hits(>-0)   Hits(>-1)   FEC Target           Non-masking condition(s)

      -----        -----
Row  1:      0         1   R_if.PAR_TYP_0      -
Row  2:      1         0   R_if.PAR_TYP_1      -
Row  3:      1         0   ~^R_if.P_DATA_0   ~R_if.PAR_TYP
Row  4:      0         1   ~^R_if.P_DATA_1   ~R_if.PAR_TYP
Row  5:      1         0   ^R_if.P_DATA_0    R_if.PAR_TYP
Row  6:      0         1   ^R_if.P_DATA_1    R_if.PAR_TYP

```

```

Statement Coverage:
  Enabled Coverage          Bins   Hits   Misses  Coverage
  -----                    ----   ----   -----  -----
  Statements                  22     22      0   100.00%

=====Statement Details=====

Statement Coverage for instance /uart_top/DUT --

      Line      Item      Count      Source
      -----      ----      ----
      File UART_TX.sv
      1                      module uart_tx (uart_tx_if.DUT R_if);
      2
      3

```

```

Condition Coverage:
Enabled Coverage           Bins   Covered    Misses  Coverage
-----   -----   -----   -----
Conditions                  1       1        0   100.00%

```

```
=====Condition Details=====
```

```
Condition Coverage for instance /uart_top/G0 --
```

```

File UART_TX_GOLDEN.sv
-----Focused Condition View-----
Line      37 Item     1 (counter_g == 7)
Condition totals: 1 of 1 input term covered = 100.00%

```

| Input Term                | Covered | Reason for no coverage      | Hint                     |
|---------------------------|---------|-----------------------------|--------------------------|
| ( <b>counter_g == 7</b> ) | Y       |                             |                          |
| Rows:                     | Hits    | FEC Target                  | Non-masking condition(s) |
| Row 1:                    | 1       | ( <b>counter_g == 7</b> )_0 | -                        |
| Row 2:                    | 1       | ( <b>counter_g == 7</b> )_1 | -                        |

```
Expression Coverage:
```

```

Enabled Coverage           Bins   Covered    Misses  Coverage
-----   -----   -----   -----
Expressions                 3       3        0   100.00%

```

```

Statement Coverage:
Enabled Coverage           Bins   Hits    Misses  Coverage
-----   -----   -----   -----
Statements                  22      22        0   100.00%

```

```
=====Statement Details=====
```

```
Statement Coverage for instance /uart_top/G0 --
```

| Line | Item | Count | Source   |
|------|------|-------|--|
| 1    |      |       | module uart_tx_golden (uart_tx_if.GOLDEN R_if);                      |
| 2    |      |       |  |
| 3    |      |       |  |
| 4    |      |       | reg [3:0] state_g = R_if.IDLE;                                       |
| 5    |      |       | reg [3:0] counter_g = 0;   |
| 6    |      |       | reg [7:0] data_reg_g;  |
| 7    |      |       | reg parity_bit_g;  |
| 8    |      |       |  |
| 9    | 1    | 1254  | always @ (posedge R_if.clk or negedge R_if.reset) begin              |
| 10   |      |       | if (!R_if.reset) begin   |
| 11   | 1    | 69    | state_g <= R_if.IDLE;  |
| 12   | 1    | 69    | R_if.TX_OUT_EXP <= 1'b1;   |
| 13   | 1    | 69    | R_if.Busy_exp <= 1'b0;   |
| 14   | 1    | 69    | counter_g <= 0;  |
| 15   |      |       | end else begin   |
| 16   |      |       | case (state_g)   |
| 17   |      |       | R_if.IDLE: begin   |
| 18   | 1    | 986   | R_if.TX_OUT_EXP <= 1'b1;   |
| 19   | 1    | 986   | R_if.Busy_exp <= 1'b0;   |
| 20   | 1    | 986   | counter_g <= 0 ;   |
| 21   |      |       | if (R_if.DATA_VALID) begin   |
| 22   | 1    | 22    | data_reg_g <= R_if.P_DATA;   |
| 23   | 1    | 22    | parity_bit_g <= (R_if.PAK_TYP == 0 ) ? ~R_if.P_DATA : ^R_if.P_DATA ; |
| 24   | 1    | 22    | state_g <= R_if.START;   |
| 25   | 1    | 22    | R_if.Busy_exp <= 1'b1;   |
| 26   |      |       | end  |
| 27   |      |       | end  |
| 28   |      |       | R_if.START: begin  |
| 29   | 1    | 22    | R_if.TX_OUT_EXP <= 1'b0;   |
| 30   | 1    | 22    | state_g <= R_if.DATA;  |
| 31   | 1    | 22    | counter_g <= 0 ;   |
| 32   |      |       | end  |

تم بحمد الله

\* وَأَن لَّيْسَ لِإِنْسَانٍ إِلَّا مَا سَعَى \*

[النجم: 39]

صدق الله العظيم