


(*fsm_encoding="one_hot"*)




utilization report

Synthesis Complete


SYNTHESIZED DESIGN - xc7a35tqg236-1L (active)


Utilization

Name	Slice LUTs (20800)	Slice Registers (41600)	F7 Muxes (16300)	F8 Muxes (8150)	Bonded IOB (108)	BUFCTRL (32)
Hierarchy						
Summan						
▼ Slice Logic						
▼ Slice LUTs (5%)						
N spi_wrapper	1028	2205	272	136	5	1
LUT as Logic (5%)						
dbg_hub (dbg_hub_CV)	0	0	0	0	0	0
F8 Muxes (2%)						
mem (ram)	809	2100	272	136	0	0
F7 Muxes (2%)						
spi (spi_slave)	219	105	0	0	0	0
▼ Slice Registers (5%)						
Register as Latch (<1%)						
u_ila_0 (u_ila_0_CV)	0	0	0	0	0	0
Register as Flip Flop (5%)						
Memory						
DSP						
▼ IO and GT Specific						
▼ Bonded IOB (5%)						
IOB Slave Pads						
IOB Master Pads						
▼ Clocking						
BUFGCTRL (3%)						
Specific Feature						
Primitives						
▼ Block Bores						
u_ila_0_CV						
dbg_hub_CV						
Instantiated Netlists						
utilization_1						





(*fsm_encoding="gray"*)





(*fsm_encoding="sequential"*)





Timing report

