

1) Data Bus Buffer

- TE 8257 Ar internal Data Bus art system Data bus Et enterfacing & TIGG ARNI ET

2 Read I Write Control logic:

मह control block है। इसका operation मिन Table के

CS		RD	WR	Operation
1	1	\times	\times	Invalid
0		0	١,	dota (PU < 825)
0	ı	1	0,	CPU -> 8257
0		0	1	Status Weerd
0	,	1	0	CPU 8251 Control Weerd CPU 8251

(modulator/ Demodulater)

TIE analog signal on Digital H 3712 (Vice Versa) Convert. on 21 2/2 Computer on Calle wires & Communicate oxon में मद्द करता है।

PSR: Data Set Read signal (Imput signal)

DTR! - Data terminal ready (Outfut signal)

C.TS! - It controls the data transmit circuit (Input signal)

RTS: Used to set the status RTS (Outfut signal)

(4) Transmit Buffer's

-> Used for farallel to serial convertor and further transmission onto the common channel.

TXD: - S'O' No Tromsmission of Data

Tromsmitter will tromsmit data

(5) Tromsmit control. - this blocks controls the tromsmission with the erelf of following Pins: IXRDY: Tromsmitter is ready to tromsmit idata TXEMPTY: Transmitter is mow empty and has no idata to tronsmit TX: An active low input più which control. (6) Receive Buffer: This block each as a buffer for received edata. RXD: Input signal of Pt Data the sective there ET (7) feceive Control: TE block receiving idata chi Control and TE FXPPY: Peceines is ready to receive Idata PXC: An <u>lactive</u> low input signal 577 Rts
received data der Data transmission rate der Control ARAT 31 SYNDET/BD: - An Input or outfeit Terminal.

External synchronous mode - infut termisal and asynchronous mode - output termisal

Eugandha Tejeswee)

Subject - Microfers cessor & Affilications Submitted By. Sugandha Tejestvee Branch = ELEX3 rd year, Generals. 8237 (DMA controller): -> 42. Par advance perogrammable DMA controller 27) ME bulk idata tromsfer fi Capable & THEY ARRIED Data transfer, system memory and peripheral to High Speed wand Bulk Data Transfer to The 1121: DMA method (Direct memory access) on your bour onat &1 - Ilo Status Check and Ilo Interrupt Data Transfer method की Speed slow होता है क्योंकि इतमें मत्येक Instruction के FETCH wand EXECUTION AT BOUT & extra THY MITHT &T DMA Her Fi M'croprocessor Bipass ET GHA! controller, 3742 Control Fi Memory and Peripheral to Hey Data Transfer at 24 dzell at 201 & 1. 8237 (DMA) has 3 basic block of Operation: 1) Time & Control Block. @ Program Command Control Block. Kriority encoder Block PMA Pata Transfer method Fi at signal HOLD and HLDA

(Hold Acknowledge) 34 Hold Ela El

HOLD: - Hold 24 Active high Input signal & TE signal ARTHER STORY Device and SILVIET AND STIPLE ARTHUR ARTHUR , STO Address (THI Date) bus का प्रयोग करना चाहती हैं। 'noup' Signal प्राप्त करने पर Microfrocessor, buses & 314011 Control ZINIA TO GAT ET Mai buses Tristate & 371 STINT & HOLD Acknowledge (MUDA) signal ATER ABA ETAT ET

