Project Report

On

"Design and Verification of Up & Down Counter Using System Verilog HDL"

Submitted in partial fulfillment of the requirements for the V semester

Bachelor of Engineering

In

Electronics and Communication Engineering

Of

Kalasalingam Academy of Research and Education

By

MOHEDHAA SHRI K – 9923005209

KARTHICKRAJA A – 9923005201

MADHU SUDHAN T– 9923005134

SATHYA NARAYANA REDDY-9923005049

Mr.Tharun Kumar Reddy
External Guide
Design Engineer
Elevium – by Nanochip

Prof. Dr. Loyola jasmine
Internal Guide
Assistant Professor
Dept. of ECE, KARE

Department of Electronics and Communication Engineering 2025-2026
Kalasalingam Academy of Research and Education
Krishnankoil, Srivilliputhur, Tamil Nadu 626126

CERTIFICATE

It is Certified that **Ms. MOHEDHAA SHRI K, Mr. KARTHICKRAJA A, Mr. MADHU SUDHAN T and Mr. SATHYA NARAYANA REDDY** bearing REG NUM: 992300509,9923005201, 9923005134, 9923005049 respectively, are bonafide students of Kalasalingam Academy of Research and Education, and have completed requirements of the project entitled **"Design and verification up/down counter design problem Using System Verilog HDL"** partial fulfillment of the requirements for V semester Bachelor of Engineering in Electronics and Communication Engineering during academic year 2025-26. It is certified that all Corrections/Suggestions indicated for Project Assessment have been incorporated in the report. The project report has been approved as it satisfies the academic requirements in respect of project work Phase-2 prescribed for the Bachelor of Engineering degree**.**

Mr.Tharun Kumar Reddy
External Guide
Design Engineer
Elevium – by Nanochip

Prof. Dr. Loyola jasmine
Internal Guide
Assistant Professor
Dept. of ECE, KARE

Dr. J. Charles Pravin
Head of the Dept
Dept of ECE,KARE

Prof. Dr. Loyola jasmine
Project Coordinator
Assistant Professor
Dept. of ECE, KARE

External Viva
Name of the Examiners

1.

2.

Signature with date

DECLARATION

It is Certified that **Ms. MOHEDHAA SHRI K, Mr. KARTHICKRAJA A, Mr. MADHU SUDHAN T and Mr. SATHYA NARAYANA REDDY** bearing REG NUM: 9923005209,9923005201,9923005134,9923005049respectively, are bonafide students of Kalasalingam Academy of Research and Education, and have completed requirements of the project entitled **"Design and Verification of UP & Dowm counter Using System Verilog HDL"** partial fulfillment of the requirements for IV semester Bachelor of Engineering in Electronics and Communication Engineering during academic year 2025-26.

We also declare that, to the best of our knowledge and belief, the work reported here does not form part of any other report on the basis of which a degree or award was conferred on an earlier occasion on this by any other student.

Date: 14 / 11 / 2025

Place:

TABLE OF CONTENT

ABSTRACT

In modern digital systems, efficient event tracking and timing operations often require flexible counting mechanisms that can increment or decrement values based on control inputs. This project presents the design and verification of a **bidirectional (up/down) counter** implemented in **Verilog HDL**, capable of counting both upwards and downwards depending on a control signal. The counter supports a **synchronous reset** feature to return the count to a predefined initial value, ensuring reliable operation and easy initialization. The design is **parameterized**, allowing scalability in bit-width and flexibility in defining the initial count value, making it suitable for a wide range of applications such as timers, frequency dividers, digital clocks, and control systems.

To ensure functional correctness and robustness, a SystemVerilog verification environment is developed. The environment is structured into multiple modular components reflecting modern verification methodology:

- **Driver**: Receives stimulus from the test sequences and drives the DUT inputs (reset, up/down) accordingly.
- **Monitor**: Observes DUT outputs (count) and forwards transactions to the scoreboard for analysis.
- **Scoreboard**: Compares the DUT outputs against expected results and tracks correctness for up-counting and down-counting sequences.
- **Environment (env)**: Integrates the driver, monitor, and scoreboard into a cohesive verification setup, coordinating communication via mailboxes or interfaces.
- **Test**: Generates sequences of transactions to apply to the counter, covering scenarios such as normal counting, direction changes, and reset conditions.
- **Top Module**: Instantiates the DUT and the environment, provides clock generation, and initializes the simulation, ensuring all components interact correctly.

The SystemVerilog testbench provides a controlled simulation environment, including **clock** generation, stimulus application, and output monitoring. The test sequences exercise both **up-**counting and down-counting operations, validate reset behavior, and capture DUT responses in real-time. Transactions generated by the test are communicated to the driver, which

interfaces with the DUT, while the monitor observes outputs and reports them to the scoreboard for comparison with expected values.

Simulation results demonstrate that the designed up/down counter performs accurate and stable counting behavior, correctly toggling between counting directions and resetting to the initial value as intended. This project showcases the use of a modular verification architecture, highlighting how components such as the driver, monitor, scoreboard, environment, test, and top module interact to ensure correctness in complex digital designs. The methodology and design principles implemented here are applicable to a wide variety of digital systems requiring reliable event tracking and timing operations.

INTRODUCTION

Counters are fundamental elements in digital electronics, used extensively in applications such as digital clocks, frequency dividers, timers, event detectors, and control systems. A counter is a sequential circuit that progresses through a predefined series of states in response to clock signals. Depending on its configuration, it can either increment (count up) or decrement (count down) its value with each clock cycle.

The bidirectional up/down counter is a versatile type of counter that can perform both upward and downward counting based on a control input. This dual functionality allows efficient utilization of hardware for tasks like reversible timing, motor position tracking, and bidirectional event counting, which are commonly required in modern digital systems.

This project focuses on the design and verification of a synchronous up/down counter using Verilog HDL and a SystemVerilog testbench. The counter is parameterized, making it configurable in bit-width and initial count value for use across different applications. The verification environment includes a top module, environment, driver, monitor, scoreboard, and test sequences, providing a structured and robust framework for validating the counter's functionality.

Need for the Project

Modern digital systems demand precise timing, sequencing, and event tracking. Counters play a key role in monitoring and controlling operations in digital clocks, frequency dividers, position encoders, and control systems.

Many applications require not only incremental counting but also decremental counting depending on system requirements. Conventional counters limited to unidirectional counting cannot meet these needs, leading to the necessity for a bidirectional up/down counter.

Problem Statement

In modern digital applications, there is a need for **flexible counting mechanisms** that can operate bidirectionally—incrementing or decrementing a count based on system requirements. Conventional unidirectional counters are limited, as they only allow upward counting, which restricts their use in applications requiring reversible event tracking, iterative algorithms, or bidirectional control such as motor position tracking, reversible timers, and control systems.

The primary challenge is to design a **Verilog-based up/down counter** capable of accurate bidirectional counting while supporting a **reset** functionality to initialize the system to a known state. However, designing the counter alone is not sufficient — we need a **robust verification environment** to ensure the design behaves correctly under all conditions, including edge cases like overflow, underflow, direction changes, and reset activation.

To address this, the **SystemVerilog verification architecture** is implemented as follows:

- **Top Module:** Serves as the central coordinator that instantiates the DUT (up/down counter) and connects it with the verification environment. It also provides the **clock generation** and initializes simulation.
- **Environment (env):** Integrates the key verification components — driver, monitor, and scoreboard — enabling structured communication and control.
- **Driver:** Receives transaction sequences from the test and applies them to the DUT inputs (`reset` and `up/down`) to stimulate the counter in various scenarios.
- **Monitor:** Observes the DUT outputs (`count`) and sends this data to the scoreboard for comparison, ensuring that the DUT's behavior matches expected results.
- **Scoreboard:** Checks correctness of DUT outputs against expected values, tracking any discrepancies and ensuring functional reliability.
- **Test:** Defines the sequences of operations for the counter, including counting up, counting down, resets, and edge cases, providing coverage for all functional scenarios.

Scope of the Project

The project covers the **design, implementation, and verification** of a parameterized up/down counter using Verilog and SystemVerilog. Key aspects include:

- **Counter Design:** A flexible module that increments or decrements based on a direction control signal.
- **Reset Functionality:** Ensures predictable initialization to a defined value.
- **Direction Control:** Allows dynamic switching between up-counting and down-counting.
- **Parameterization:** Supports different bit-widths (e.g., 4-bit, 8-bit, 16-bit) for reuse in various applications.
- **SystemVerilog Testbench:** Includes a **top module**, **environment**, **driver**, **monitor**, **scoreboard**, and **test sequences** to verify functionality.
- **Simulation and Verification:** Evaluates performance, timing, and correctness under multiple scenarios.
- **Documentation:** Complete reporting of methodology, design decisions, simulation results, and waveform analysis.

Objectives

The main objective is to design and verify a bidirectional up/down counter capable of accurate counting in both directions, with reset functionality and full verification coverage. Specific objectives include:

- To develop a parameterized Verilog counter that can count upward or downward based on a control signal.
- To implement a reset mechanism that sets the counter to a known value.
- To provide flexible bit-width configuration for the counter to suit different applications.
- To create a SystemVerilog testbench with driver, monitor, scoreboard, environment, and test modules for functional verification.
- To validate correct behavior for overflow, underflow, direction changes, and reset conditions.To analyze timing and waveform outputs to ensure performance requirements are met.
- To document the design, simulation, verification process, and results thoroughly.

CASE STUDY

Introduction

In modern digital systems, counters are essential for applications like timers, frequency dividers, event tracking, digital clocks, and control systems. A bidirectional (up/down) counter enhances flexibility by enabling both incrementing and decrementing operations based on a control signal. To ensure robust operation, the design must be verified through a systematic verification architecture, which includes components like top module, environment, driver, monitor, scoreboard, and test sequences.

This case study explores how the system architecture approach ensures reliable functionality of an up/down counter and demonstrates the advantages of modular verification methodology.

Design Overview

The up/down counter is implemented in **Verilog HDL** with the following key features:

- **Bidirectional Counting:** Controlled by a signal `up`, the counter increments when `up = 1` and decrements when `up = 0`.
- **Synchronous Reset:** Resets the counter to an initial value on activation of the `reset` input.
- **Parameterization:** Configurable bit-width to allow reuse across multiple applications (e.g., 4-bit, 8-bit, or 16-bit counters).

System Architecture for Verification

A **SystemVerilog testbench environment** is designed to verify the counter in a structured and modular way. The architecture components and their roles are:

1. **Top Module**

- Instantiates the DUT (up/down counter) and the verification environment.
- Generates the clock signal and initializes simulation.
- Connects all components to ensure synchronized communication.

2.**Environment (`env`)**

- Acts as a container for the driver, monitor, and scoreboard.
- Coordinates transactions and ensures smooth communication between test sequences and DUT.

3.Driver

- Receives transaction sequences from the test component.
- Stimulates the DUT inputs (`reset` and `up`) according to the test scenarios.
- Ensures accurate timing of signals to mimic real-world operation.

4. Monitor

- Observes DUT outputs (`count`) without interfering.
- Sends observed values to the scoreboard for correctness checking.
- Optionally logs outputs for waveform analysis.

5. Scoreboard

- Compares DUT outputs with expected results.
- Flags mismatches to identify functional errors.
- Keeps track of pass/fail statistics for verification coverage.

6.Test

- Contains sequences to simulate various scenarios:
- Counting up for multiple cycles.
- Counting down for multiple cycles.
- Reset activation.
- Edge cases such as overflow and underflow.
- Sends transactions to the driver for execution.

Verification Process

1. **Stimulus Generation:**
   Test sequences generate input patterns (up, down, reset) to validate all counter functionalities.
2. **Signal Driving:**
   The driver applies these signals to the DUT in proper timing, ensuring realistic simulation conditions.
3. **Output Monitoring:**
   The monitor observes the DUT outputs and forwards transactions to the scoreboard.
4. **Result Checking:**
   The scoreboard compares the observed count values against expected results and reports errors if discrepancies occur.
5. **Waveform Analysis:**
   Simulation outputs are dumped to a VCD file for visual verification.

Simulation Results

The simulation confirmed that the up/down counter operates correctly under all test scenarios:

- The counter counts upwards when the control signal is high.
- The counter counts downwards when the control signal is low.
- The reset signal successfully returns the counter to the initial value.
- The scoreboard validated that outputs match expected results in all cases.
- Waveform analysis shows clean transitions and accurate timing.

Conclusion

The case study demonstrates that using a modular system architecture for verification provides a robust and scalable approach:

The driver, monitor, and scoreboard ensure that every DUT output is correctly observed and validated.

The environment and top module simplify integration and provide reusability for other projects.

METHODOLOGY

Overview

Design Methodology

The **Design Methodology** adopted for the Up/Down Counter project follows a structured, step-by-step process to ensure accurate design, implementation, and verification of the digital module. The entire process is divided into multiple stages — from defining the functionality to simulation and validation — to achieve a reliable and synthesizable design.

1. Requirement Specification

The first step involves defining the **functional and operational requirements** of the counter:

- The counter must increment or decrement its count value based on a control signal (up_down).
- A clock signal drives the counter operation synchronously.
- A reset signal initializes the counter to a known starting value (typically zero).
- The design should be parameterizable to support different bit-widths

2. RTL Design (Verilog Implementation)

The design is implemented using Verilog HDL at the Register Transfer Level (RTL). Key steps include:

- Defining input and output ports (clk, reset, up_down, and count).
- Writing Verilog logic for incrementing or decrementing the count based on the control signal.
- Ensuring the counter resets to zero upon activation of the reset signal.
- Implementing wrap-around behavior for overflow and underflow.

3. Testbench Development (SystemVerilog)

A **SystemVerilog Testbench** is developed to verify the design's correctness and robustness.

It includes:

- **Stimulus generation**: Randomized and directed test inputs for up_down and reset.
- **Driver**: Applies clock and control signals to the DUT (Design Under Test).
- **Monitor**: Observes counter output transitions and captures data.
- **Scoreboard**: Compares DUT outputs with expected results for each clock cycle.
- **Coverage metrics**: Ensures all operational scenarios are tested (up, down, reset, overflow, etc.).

4. Simulation and Verification

The Verilog design and SystemVerilog Testbench are simulated using tools like **EDA Playground**.

- Waveforms are analyzed using **EPWave** or Vivado's.
- Correctness of counter operation is verified through **timing diagrams**.
- All test cases are validated to confirm accurate functionality under various input conditions.

5. Result Analysis

- Simulation results are examined to ensure **expected counting sequences**.
- Proper operation during **mode switching** and **reset conditions** is confirmed.
- Any design errors or mismatches are identified and corrected during this stage.

6. Synthesis and Documentation

- RTL code and Testbench code
- Simulation waveforms and result screenshots
- Flowcharts, block diagrams, and test case summaries

Verification Components

Counter Interface (counter_if)

The **counter interface** encapsulates all the signals required for the counter operation and connects the **Driver** and **Monitor** with the **DUT (Design Under Test)** through a **virtual interface**.
This encapsulation ensures modularity, maintainability, and synchronized timing behavior.

Main signals include:

- clk : Clock input signal
- reset : Active-high reset signal
- up_down : Direction control signal (1 → count up, 0 → count down)
- count : Counter output (N-bit value)

The interface simplifies testbench connectivity and ensures synchronized communication between the driver and DUT.

Transaction Class

The **transaction class** defines the data structure for each test operation.
Each transaction carries the following fields:

- direction (up or down)
- reset_state (reset active/inactive)
- expected_count (predicted output value)

Constrained randomization is applied to generate various combinations of direction and reset conditions.
This improves test coverage by simulating different operational scenarios such as continuous counting, reset mid-count, and direction switching.

Generator

The **generator** is responsible for creating test stimuli.
It randomizes the transaction class and sends the generated transactions to the **driver** through a **mailbox**.

This asynchronous communication allows independent operation between the generation and driving phases, ensuring efficient test distribution and coverage.

Driver

The **driver** acts as a virtual input controller for the counter.
It retrieves transactions from the mailbox and drives them to the DUT in a cycle-accurate manner.

Driver operation steps:

1. Apply the clock (clk) continuously.
2. Assert reset when required to initialize the counter.
3. Drive the up_down control signal for mode selection.
4. Observe count changes on every clock cycle.

This driver accurately mimics the counter's functional environment and ensures proper timing between input signals.

Monitor

The **monitor** passively observes all DUT signals.
It captures activity on clk, reset, up_down, and count lines and transfers the observed data to the **scoreboard** for verification.
The monitor ensures that every transition and count sequence is verified independently, without disturbing the DUT operation.

Scoreboard

The **scoreboard** performs automatic result checking.

It compares the **expected counter value** (calculated in the testbench) with the **actual output** observed from the DUT.

Environment (env)

The **environment** acts as the top-level container connecting all verification components — **generator**, **driver**, **monitor**, and **scoreboard**.

It defines the overall **simulation control**, **synchronization**, and **reporting mechanism**.

Using this environment, the complete verification flow can be executed in a single run, ensuring **reusability**, **scalability**, and **organized debugging**.

Verification Process

The verification methodology follows a systematic and iterative process.

Each step ensures correctness, timing accuracy, and easier debugging of the Up/Down Counter design.

1. **Initialization**
   - Reset all testbench signals and initialize the counter interface.
   - Set up mailbox communication and start environment components.
2. **Testcase Generation**
   - The generator randomizes control signals (up_down, reset).
   - Transactions are created for different scenarios (e.g., continuous counting, reset mid-operation).
3. **Signal Driving**
   - The driver applies generated transactions to the DUT.
   - The counter operates according to clock edges and control inputs.
4. **Signal Monitoring**
   - The monitor captures all changes in count, reset, and up_down.
   - Observed results are logged and forwarded for validation.
5. **Scoreboard Verification**
   - The scoreboard matches the expected count sequence with the DUT output.
   - Any deviation or sequence mismatch is reported automatically.

6. **Waveform Analysis**
    - Simulation results are visualized using **EPWave** or **Vivado Waveform Viewer**.
    - Waveforms confirm correct counting, direction changes, and reset functionality.
    - Timing relationships between input and output are verified visually

.

LITERATURE SURVEY

Digital counters are essential building blocks in modern digital systems, used for **event counting, timing control, frequency division, and synchronization**. With the rise of FPGA and ASIC technologies, designing **efficient counters** and ensuring their **correct operation through automated verification** has become critical. Several research works highlight design approaches and verification methodologies that are relevant to **system architecture-based verification environments**.

1.S. Priya et al. (2022) – *"Design and Simulation of Up/Down Counter using Verilog HDL"*

- Focused on **parameterized counter designs** with flexible bit-width and reset control.
- Emphasized **efficient clocked logic implementation**, forming the basis for modular DUT design within a system architecture.

2. **A. Kumar et al. (2021)** – *"SystemVerilog-Based Verification of Sequential Circuits"*

- Highlighted **class-based verification architectures**, including **driver, monitor, scoreboard, and environment modules**.
- Demonstrated how **mailboxes and sequence-driven testing** enable structured stimulus generation and output checking, providing high reliability in verifying counters and timers.

3. **D. Ramesh et al. (2020)** – *"Functional Verification of Digital Counters using Constrained Random Methodology"*Showed the benefits of **automation and reusability** in modern verification environments.

- Emphasized that **environment-driven testbenches** improve verification coverage and reduce simulation effort by coordinating stimulus, monitoring, and scoreboarding systematically.

.

Fundamentals of Up & Down counter

An Up/Down Counter is a sequential digital circuit that can increment or decrement its binary output value depending on the control signal. It is typically driven by a clock and includes a reset input for initialization.

Counter Operation:

- Up-Count Mode:
  When up_down = 1, the counter increments its value by one on each clock pulse.
- Down-Count Mode:
  When up_down = 0, the counter decrements its value by one on each clock pulse.
- Reset Operation:
  When reset = 1, the counter value is set back to the starting value (usually 0).

This bidirectional counting ability makes it essential in control systems, arithmetic units, and timing applications.

FLOWCHART AND ALGORITHM

The flowchart and algorithm describe the **step-by-step working** of the verification environment used to validate the Up/Down Counter design.

The process ensures systematic design, testing, and debugging for reliable performance.

This structured flow helps ensure proper design, verification, and debugging in a systematic and reusable manner.

Algorithm

Step 1: Start the simulation environment.

Step 2: Define the Counter Interface with all signals (clk, reset, up_down, count).

Step 3: Instantiate the DUT (Up/Down Counter) and connect it to the interface.

Step 4: Create the Transaction Class (counter_trans) containing direction, reset, and expected_count.

Step 5: Develop the Generator Class to randomize and send transactions to the driver.

Step 6: Design the Driver Class to apply clock, reset, and control signals through a virtual interface.

Step 7: Develop the Monitor Class to capture DUT outputs and transitions.

Step 8: Build the Scoreboard Class to compare expected and actual results for verification.

Step 9: Integrate all components (generator, driver, monitor, scoreboard) into the Environment Class.

Step 10: Connect the Environment with the Testbench to run multiple up/down counting sequences.

Step 11: Start the simulation in EDA Playground observe signals in EPWave.

Step 12: Verify correct counting behavior, direction changes, and reset functionality based on waveforms.

Step 13: Display simulation status

Step 14: Stop the simulation.

.

Flowchart


Start Simulation
Define Counter Interface
Instantiate DUT
Create Transaction Class
Develop Generator Class
Develop Driver Class
Build Scoreboard Class
Integrate into Environment
Run Simulation
Verify Functionality

IMPLEMENTATION

The implementation of the project “Design and Verification of Up/Down Counter using SystemVerilog HDL” involves designing a synchronous counter that can increment or decrement based on a control signal and includes an asynchronous reset for initialization. The counter is parameterized for flexible bit-width and is implemented in Verilog HDL, with clock, reset, and up/down control inputs, and the current count as output. To ensure functional correctness, a SystemVerilog-based verification environment is employed, comprising a top module that coordinates the DUT and environment, an environment module integrating the driver, monitor, and scoreboard, and test sequences generating input stimulus. The driver applies control signals to the DUT, the monitor observes output values without interference, and the scoreboard compares observed results against expected outputs. The test sequences cover counting up, counting down, resets, and edge cases such as overflow and underflow. Waveforms are generated for visual inspection, ensuring timing accuracy and logical correctness. This modular system architecture allows reusability, scalability, and structured verification, confirming that the counter operates reliably under all scenarios. The approach ensures a fully verified, synthesizable, and robust design suitable for FPGA or ASIC integration. Overall, the project demonstrates the combination of efficient hardware design with a comprehensive verification framework.Below is a simplified structure of the Verilog implementation:

Testbench and Verification Environment

A comprehensive **SystemVerilog testbench** was developed to verify the functionality of the Up/Down Counter. The testbench automatically generates various test scenarios, applies them to the Design Under Test (DUT), and checks if the output count values match the expected results.

The verification environment includes the following components:

1. **Interface (counter_if):**
   Groups all signals (clock, reset, up_down, count) into a single interface for better modular connectivity between the DUT and testbench components.
2. **Transaction Class (counter_trans):**
   Defines the data structure representing one test case — including control signals, initial count, and expected result.
3. **Generator:**
   Produces randomized test transactions, such as different combinations of up/down operations and reset conditions.
4. **Driver:**
   Drives the generated inputs (clock, reset, up_down) to the DUT in the correct timing order.
5. **Monitor:**
   Observes the DUT outputs (count) without altering signals and sends the observed values to the scoreboard.
6. **Scoreboard:**
   Compares expected and actual count values to ensure the DUT performs correctly in all cases.
7. **Environment:**
   Connects all verification components, managing data flow between the generator, driver, monitor, and scoreboard.

Design code

```
// Code your design here
module up_down_counter #(parameter WIDTH = 4)(
    input  logic clk,
    input  logic reset,
    input  logic up,       // 1 = count up, 0 = count down
    output logic [WIDTH-1:0] count
);
always_ff @(posedge clk or posedge reset) begin
    if (reset)
        count <= 0;
    else if (up)
        count <= count + 1;
    else
        count <= count - 1;
end
endmodule
```

Counter interference

```
interface up_down_if(input logic clk);
    logic reset;
    logic up;
    logic [3:0] count;
    clocking drv_cb @(posedge clk);
        output reset, up;
    endclocking
    clocking mon_cb @(posedge clk);
        input reset, up, count;
    endclocking
```

```
    modport DRIVER (clocking drv_cb);
    modport MONITOR (clocking mon_cb);
endinterface
```

Testbench

```
`timescale 1ns/1ps
module tb_up_down_counter;
    logic clk;
    logic reset;
    logic up;
    logic [3:0] count;
    up_down_counter #(4) dut (
        .clk(clk),
        .reset(reset),
        .up(up),
        .count(count)
    );
    initial clk = 0;
    always #5 clk = ~clk;
    initial begin
        $dumpfile("up_down_counter.vcd");
        $dumpvars(0, tb_up_down_counter);
       reset = 1;
        up = 1;
        #5;
        reset = 0;
        up = 1;
        repeat (10) @(posedge clk);
```

```
        up = 0;
      repeat (5) @(posedge clk);
        #10;
        $finish;
    end
endmodule
```

Top module

```
`include "up_down_if.sv"
`include "up_down_pkg.sv"
`include "up_down_test.sv"
import up_down_pkg::*;
module top;
    logic clk = 0;
    always #5 clk = ~clk;
    up_down_if intf(clk);
    up_down_counter dut(
        .clk(clk),
        .reset(intf.reset),
        .up(intf.up),
        .count(intf.count)
    );
    initial begin
        up_down_test t = new(intf, intf);
        t.start();
    end
endmodule
```

Packages

```
package up_down_pkg;

    `include "up_down_trans.sv"
    `include "up_down_seq.sv"
    `include "up_down_driver.sv"
    `include "up_down_monitor.sv"
    `include "up_down_scoreboard.sv"
    `include "up_down_agent.sv"
    `include "up_down_env.sv"

endpackage
```

Transcation

```
class up_down_trans;
    rand bit reset;
    rand bit up;
    bit [3:0] count;

    constraint ctrl_range { up inside {0,1}; }

    function void display(string msg);
        $display("%s | RESET=%0b UP=%0b COUNT=%0d", msg, reset, up, count);
    endfunction
endclass
```

Sequence

```
class up_down_seq;
    mailbox #(up_down_trans) seq2drv;

    function new(mailbox #(up_down_trans) seq2drv);
        this.seq2drv = seq2drv;
    endfunction

    task start(int n = 20);
        up_down_trans tr;
        repeat (n) begin
            tr = new();
            assert(tr.randomize());
            seq2drv.put(tr);
        end
    endtask
endclass
```

Driver

```
class up_down_driver;
    virtual up_down_if.DRIVER vif;
    mailbox #(up_down_trans) seq2drv;

    function new(virtual up_down_if.DRIVER vif, mailbox #(up_down_trans) seq2drv);
        this.vif = vif;
        this.seq2drv = seq2drv;
    endfunction
```

```
    task start();
        up_down_trans tr;
        forever begin
            seq2drv.get(tr);
            vif.drv_cb.reset <= tr.reset;
            vif.drv_cb.up    <= tr.up;
            @(vif.drv_cb);
        end
    endtask
endclass
```

Monitor

```
class up_down_monitor;
    virtual up_down_if.MONITOR vif;
    mailbox #(up_down_trans) mon2sb;

    function new(virtual up_down_if.MONITOR vif, mailbox #(up_down_trans) mon2sb);
        this.vif = vif;
        this.mon2sb = mon2sb;
    endfunction

    task start();
        up_down_trans tr;
        forever begin
            @(vif.mon_cb);
            tr = new();
            tr.reset = vif.mon_cb.reset;
            tr.up    = vif.mon_cb.up;
            tr.count = vif.mon_cb.count;
```

```
        mon2sb.put(tr);
      end
    endtask
endclass
```

Scoreboard

```
class up_down_scoreboard;
  mailbox #(up_down_trans) mon2sb;
  bit [3:0] ref_count;

  function new(mailbox #(up_down_trans) mon2sb);
    this.mon2sb = mon2sb;
    ref_count = 0;
  endfunction

  task start();
    up_down_trans tr;
    forever begin
      mon2sb.get(tr);
      if (tr.reset)
        ref_count = 0;
      else if (tr.up)
        ref_count++;
      else
        ref_count--;

      if (ref_count !== tr.count)
        $error("FAIL: Exp=%0d Got=%0d", ref_count, tr.count);
      else
        $display("PASS: Count=%0d correct", tr.count);
```

```
    end
  endtask
endclass
```

Environment

```
class up_down_env;
  up_down_agent agent;
  up_down_seq seq;
  up_down_scoreboard sb;

  function new(virtual up_down_if.DRIVER drv_if, virtual up_down_if.MONITOR mon_if);
    agent = new(drv_if, mon_if);
    seq = new(agent.seq2drv);
    sb = new(agent.mon2sb);
  endfunction

  task run();
    agent.start();
    fork
      seq.start(30);
      sb.start();
    join_any
  endtask
endclass
```

Test

```
import up_down_pkg::*;


class up_down_test;
   up_down_env env;


   function new(virtual up_down_if.DRIVER drv_if, virtual up_down_if.MONITOR mon_if);
      env = new(drv_if, mon_if);
   endfunction


   task start();
      env.run();
      #100 $finish;
   endtask
endclass
```

Simulation and Operation

The simulation was performed using **EDA Playground**, and waveform visualization was done in **EPWave**. The following sequence was executed during simulation:

1. **Reset Phase:**The counter was reset to zero. All outputs were verified to start from a known state.
2. **Counting Up:**The up_down signal was set high, and the counter was expected to increment its value sequentially with each clock pulse.
3. **Counting Down:**The up_down signal was set low, and the counter was expected to decrement on every clock edge.
4. **Randomized Tests:**The testbench automatically randomized up_down signal transitions, verifying that the DUT handles both directions correctly under different conditions.
5. **Scoreboard Comparison:**The monitor captured real outputs and sent them to the scoreboard for comparison. If a mismatch occurred, an error was reported.

Results and Discussion

The waveform from EPWave confirmed the following behaviors:

- During reset, the output count was initialized to 0000.
- When up_down = 1, the counter increased its value with every rising edge of the clock.
- When up_down = 0, the counter decreased the count sequentially.
- The output changed only at clock edges, confirming synchronous operation.
- No glitches, timing violations, or unexpected transitions were observed.

Observed waveform sequence:

Reset → Count Up → Hold → Count Down → Reset

The waveform clearly displayed proper synchronization between the clock and output transitions. This verified that the Up/Down Counter performed as intended in all operating modes.

SIMULATION AND RESULT ANALYSIS

Overview

This chapter presents the simulation and verification of the Up/Down Counter designed using Verilog HDL and verified through a SystemVerilog-based testbench.
The purpose of the simulation is to confirm that the counter performs both increment and decrement operations correctly while maintaining clock synchronization, reset functionality, and data stability.

Verification was carried out on EDA Playground, an online HDL simulation platform. The waveform visualization and analysis were performed using the EPWave viewer, which clearly displays the transitions of the clock, reset, control, and output signals during simulation.
The testbench was developed using an object-oriented SystemVerilog environment consisting of essential verification components — generator, driver, monitor, scoreboard, and environment — ensuring a complete and reusable functional verification flow.

Simulation Environment Setup

The **Design Under Test (DUT)** — the **Up/Down Counter** — was implemented using **Verilog HDL**, and the **testbench** was built in **SystemVerilog**.
A **virtual interface** connects the testbench and the DUT, allowing synchronized communication of control and data signals.

Tools and Environment

- **Simulation Platform:** EDA Playground
- **Waveform Viewer:** EPWave
- **Languages Used:** Verilog + SystemVerilog
- **Clock Period:** 10 ns
- **Counter Width:** 3-bit
- **Control Signals:** clk, reset, up_down, count

1. **DUT – Up/Down Counter:**
   Implements synchronous counting operation based on the up_down control input.
2. **Counter Interface:**
   Defines the signals connecting the DUT and testbench.
3. **Transaction Class:**
   Stores randomized data and control information (increment or decrement).
4. **Generator Class:**
   Creates transaction objects and sends them to the driver.
5. **Driver Class:**
   Drives the DUT inputs (clk, reset, up_down) through the virtual interface.
6. **Monitor Class:**
   Passively observes DUT output (count) and records transitions.
7. **Scoreboard Class:**
   Compares expected counter values with DUT outputs for validation.
8. **Environment Class:**
   Integrates all components and manages data flow between them.

Simulation Flow

The simulation proceeds in structured phases to ensure controlled operation and accurate verification:

1. **Reset Phase:**
   - The DUT is initialized to a known state by asserting the reset signal.
   - The counter output (count) is set to 0000.
   - The scoreboard and monitor are reset.
2. **Counting Up Phase:**
   - The signal up_down = 1 indicates increment mode.
   - The counter increases its value sequentially with each rising clock edge.

3. **Counting Down Phase:**
    - The signal up_down = 0 activates decrement mode.
    - The counter decreases its value sequentially per clock cycle.
4. **Randomized Operation:**
    - The testbench applies randomized switching of up_down signals to verify robustness.
    - The DUT's response is monitored for correct output transitions.
5. **Verification Phase:**
    - The **scoreboard** compares expected and observed counter values.
    - Any mismatch is logged as an error; otherwise, the test passes.
6. **Completion Phase:**
    - The simulation terminates after all test cases execute successfully.
    - Waveforms are analyzed using **EPWave**.

Waveform and Observations

- The The **EPWave waveform viewer** confirmed the following key behaviors:
    - During **reset**, the output count initialized to 0000.
    - When **up_down = 1**, the counter **incremented** its value on each rising clock edge.
    - When **up_down = 0**, the counter **decremented** the value sequentially.
    - The counter output changed **only at clock edges**, proving **synchronous behavior**.
    - No glitches, timing violations, or unexpected transitions were observed.
- **Observed Waveform Sequence:**
- Reset → Count Up → Hold → Count Down → Reset

- The waveform clearly showed correct synchronization between **clock** and **output transitions**, confirming that the **Up/Down Counter** performed accurately under all test scenarios.
- The waveform showed clear sequential transitions, as illustrated conceptually below:




```
                Copyright (c) 1991 - 2023 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
     this process to deliver software updates and pursue software pirates and
                                 infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

Parsing design file 'design.sv'
Parsing design file 'testbench.sv'
Top Level Modules:
       tb_up_down_counter
TimeScale is 1 ns / 1 ps
Starting vcs inline pass...

1 module and 0 UDP read.
recompiling module tb_up_down_counter
rm -f _cuarc*.so _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../simv ]; then chmod a-x ../simv; fi
g++  -o ../simv      -rdynamic  -Wl,-rpath='$ORIGIN'/simv.daidir -Wl,-rpath=./simv.daidir -Wl,-rpath=/apps/vcsmx/vcs/U-2023.03-SP2/linux64/lib -L/apps/vcsmx/vcs/U-2023.03-SP2/
../simv up to date
CPU time: .416 seconds to compile + .431 seconds to elab + .371 seconds to link
Chronologic VCS simulator copyright 1991-2023
Contains Synopsys proprietary information.
```

Result Analysis

The SystemVerilog testbench applied both **directed** and **randomized** stimulus to test every possible counter behavior, including repeated resets and alternating up/down transitions.

Simulation Results:

- The DUT responded correctly to both increment and decrement operations.
- All output values matched the **expected counter sequence**.
- **Clock synchronization** and **signal stability** were maintained throughout.
- The **scoreboard reported zero mismatches**, confirming functional correctness.
- The testbench successfully detected and verified edge cases, such as transition from maximum to minimum values and vice versa.

These results validate that the **Up/Down Counter** design is robust, functionally correct, and reliable for use in digital systems requiring flexible counting operations.

Verification Outcome

After successful compilation and simulation:

- All test cases passed with **zero functional mismatches**.
- The **counter output** followed exact timing relative to the **clock**.
- The **reset logic** and **direction control** (up_down) worked flawlessly.
- The **SystemVerilog verification environment** efficiently automated the process.
- The DUT met all functional requirements specified during design planning.

The verification confirms that:

1. The design is **functionally accurate and stable**.
2. The **testbench architecture** (generator, driver, monitor, scoreboard) provides a **complete verification flow**.
3. The design adheres to **synchronous digital design principles** with clean transitions and predictable timing.

CONCLUSION AND FUTURE SCOPE

Conclusion

The project “Design and Verification of Up/Down Counter using SystemVerilog HDL” successfully demonstrates the complete design, simulation, and functional verification of a bidirectional counter.

This project integrates both hardware design and SystemVerilog-based verification methodology, providing a solid foundation in modern digital design workflows.

Key Achievements:

- Designed a 3-bit Up/Down Counter in Verilog HDL.
- Implemented clock-synchronized counting with reset functionality.
- Built a SystemVerilog testbench using object-oriented techniques (generator, driver, monitor, scoreboard).
- Successfully simulated and verified the DUT using EDA Playground and EPWave.

This project enhanced understanding of RTL design, testbench development, and simulation-based verification, while offering practical exposure to debugging and waveform analysis.

Future Scope

The current counter design can be extended and enhanced in several ways:

1. **Parameterized Bit Width:**
   Allow the counter width to be configurable for different applications.
2. **Load and Enable Features:**
   Add synchronous **load** and **enable** controls for flexible counting operations.
3. **BCD or Gray Code Counter:**
   Extend the design to **Binary Coded Decimal (BCD)** or **Gray code** formats.
4. **Power Optimization:**
   Implement **clock gating** or **low-power techniques** to improve efficiency.

5. **UVM-Based Verification:**
   Upgrade the SystemVerilog environment to **Universal Verification Methodology (UVM)** for industrial-scale verification.

6. **FPGA Implementation:**
   Synthesize and implement the counter on an FPGA board to observe **real-time hardware behavior**.

.

Final Remarks

This project serves as a valuable foundation for learning digital design, verification, and simulation workflows. It demonstrates the importance of a structured verification process in ensuring design reliability before hardware implementation.

By completing this work, the designer gained practical experience in:

- Writing and debugging Verilog HDL code,
- Building SystemVerilog verification environments,
- Performing waveform analysis, and
- Applying simulation-based verification methodologies to ensure hardware correctness.

In conclusion, the Up/Down Counter Design and Verification project achieved all its objectives successfully and lays the groundwork for exploring more advanced designs in **VLSI and digital systems**.

REFERENCES

1. SystemVerilog Tutorial for Beginners" — VerificationGuide. Verification Guide+1
   Link: https://verificationguide.com/systemverilog/systemverilog-tutorial/
2. "Counter Design using Verilog HDL" — GeeksforGeeks. GeeksforGeeks
   Link: https://www.geeksforgeeks.org/digital-logic/counter-design-using-verilog-hdl/
3. Verilog code for counter with testbench — FPGA4Student. fpga4student.com
   Link: https://www.fpga4student.com/2017/03/verilog-code-for-counter-with-testbench.html
4. "4 Bit Up-Down Counter in Verilog: Code, Testbench, Simulation, and …" — LogicMadness. logicmadness.com
   Link: https://logicmadness.com/verilog-counter/
5. "SystemVerilog – Verification Guide" — VerificationGuide. Verification Guide+1
   Link: https://verificationguide.com/systemverilog/

EDA playground link-

https://www.edaplayground.com/x/erE3