
Figure 23: Audit Invariant Validation Checks (13 of 13 Passed)
Process Exit Code
Host Wall Runtime s
Simulated Device Latency ms
Simulated DDR5 Time ms
Peak Cache Residency Bytes
Cache Evictions
Cache Inserts
Cache Misses
Cache Hits
DDR5 Transferred Bytes
Cold Expert Batches
Routed Expert Selections
Decoding Steps
Failed
Exact Match (100%)
Verification Status