
Figure 8: Off-Chip Transfer Latency per MoE Execution Stage
Total DDR5 Latency across 5 Tokens (ms)
0
20
40
60
80
100
120
140
160
0
10
20
30
40
50
MoE Execution Stage (1..57) [Transformer Layer 4..60]