
Fig 4: Per-Layer Simulated Off-Chip DDR5 Load Latency
Total Simulated DDR5 Time (ms)
0
20
40
60
80
100
120
140
160
MoE Layer ID