
Fig 4: Per-Layer Simulated Off-Chip DDR5 Load Latency
Total Simulated DDR5 Time (ms)
0
5
10
15
20
25
30
1
2
3
4
MoE Layer ID