
Fig 4: Per-Layer Simulated Off-Chip DDR5 Load Latency
Total Simulated DDR5 Time (ms)
0
5
10
15
20
25
30
1.0
1.5
2.0
2.5
3.0
3.5
4.0
MoE Layer ID