
Workload W1: B=14, T=4, 40 MoE Stages
Total Simulated Time vs Exposed Stall Reduction
Total Simulated Time (s)
Exposed Memory-Stall Reduction (ms)
4.86s
4.85s
+2.8ms
4.85s
+2.8ms
0
1
2
3
4
5
0.0
0.5
1.0
1.5
2.0
2.5
Baseline
ST-MoE
CSTP
System Configuration