
Workload W4: B=48, T=16, 40 MoE Stages
Total Simulated Time vs Exposed Stall Reduction
51.77s
51.67s
51.57s
+202.6ms
+100.5ms
Total Simulated Time (s)
Exposed Memory-Stall Reduction (ms)
0
10
20
30
40
50
0
25
50
75
100
125
150
175
200
Baseline
ST-MoE
CSTP
System Configuration