
Workload W7: B=70, T=64, 40 MoE Stages
Total Simulated Time vs Exposed Stall Reduction
Total Simulated Time (s)
Exposed Memory-Stall Reduction (ms)
488.48s
486.21s
481.77s
+2289.0ms
+6744.9ms
0
100
200
300
400
500
0
1000
2000
3000
4000
5000
6000
7000
Baseline
ST-MoE
CSTP
System Configuration