Fig 5: DDR5 Memory Traffic Breakdown Across Batch Sizes (40 MoE Stages)