Figure 3: DDR5 Memory Traffic Breakdown