Figure 4: Total DDR5 Memory Traffic vs Cache Capacity