### COMPUTERARCHITECTURE

# **PROGRAM 4**

## BY MOHIT KRISHNAMURTHY

Running the code:
python3 mars2.py
It asks the following in the terminal :
>>Enter the File Name(eg binary1.txt)
Enter the file name
example:
>>binary1.txt
Note: Python 3.8 was used.
The working of the program is described in the mars2.py file itself, through the use of
comments.
Explanation of Output:
>>binary1.txt

```
Python 3.8.0 Shell
File Edit Shell Debug Options Window Help
Python 3.8.0 (tags/v3.8.0:fa919fd, Oct 14 2019, 19:37:50) [MSC v.1916 64 bit (AMD64)] on win32
Type "help", "copyright", "credits" or "license()" for more information.
      == RESTART: C:/Users/krish/Documents/CSCE PYTHON LAB 101/mars2.py =======
Enter the File Name (eq. - binary1.txt)
binary1.txt
Instruction: 000000000000000100100000100000
Instruction Type : ['01', 'add', '000000', 'rs', 'rt', 'rd', '00000', '100000']
Instruction: 0000000000000000101000000100000
Instruction Type : ['01', 'add', '000000', 'rs', 'rt', 'rd', '00000', '100000']
Instruction: 00100000000010110000000000001010
Instruction Type : ['26', 'addi', '001000', 'rs', 'rt', 'immediate']
Instruction: 00000001001010100100100000100000
Instruction Type : ['01', 'add', '000000', 'rs', 'rt', 'rd', '00000', '100000']
Instruction Type : ['26', 'addi', '001000', 'rs', 'rt', 'immediate']
Instruction: 00000001010010110000100000101010
Instruction Type : ['01', 'slt', '000000', 'rs', 'rt', 'rd', '000000', '101010']
Instruction: 000101000010000011111111111111100
Instruction Type : ['27', 'bne', '000101', 'rs', 'rt', 'offset']
Instruction: 00000001001000000010000000100000
Instruction Type : ['01', 'add', '000000', 'rs', 'rt', 'rd', '00000', '100000']
Instruction Type : ['26', 'addiu', '001001', 'rs', 'rt', 'immediate']
Instruction: 00000000000000000000000000001100
Instruction Type : ['09', 'syscall', '000000', 'code', '001100']
Instruction: 00111100000000010001000000000001
Instruction Type : ['20', 'lui', '001111', '00000', 'rt', 'immediate']
```

The above is the identification of the binary instruction. "Instruction" above is referring to our binary input and "Instruction Type is its classification"

```
01.
              000000 0 0
    0.1
         add
              000000 0
                        0
                             10
                                  0
    26
         addi
              001000 0
                        11
                             10
              000000 9
                                  0
                                       32
         add
         addi
              001000 10
         slt
              000000 10
                                  0
                                       42
              000101 1
    27
         bne
    01
         add
              000000 9
                        0
                                  0
    26
         addiu
              001001 0
         syscall 000000 12
    09
                        12
         lui
              001111 0
                             4097
              001101 1
         addiu 001001 0
    09
         syscall 000000 12
    01
         add
              0000000 0
```

The above image is the decoded instructions we get from the file.

```
Instruction Fetch
PC : 0
NPC: 4
Instruction Register : ['01', 'add', '000000', 'rs', 'rt', 'rd', '00000', '100000']
Instruction Decode :
Execute Stage :
Memory Stage :
Write Back Stage :
              In Clock 1
Instruction Fetch
Instruction Register: ['01', 'add', '000000', 'rs', 'rt', 'rd', '00000', '100000']
Instruction Decode :
Instruction : ['01', 'add', '000000', 'rs', 'rt', 'rd', '00000', '100000']
Temporary Register A: 0
Temporary Register B : 0
Immediate : None
Decoded Instruction: ['01', 'add', '000000', 0, 0, 9, 0, 32]
Execute Stage :
Memory Stage :
Write Back Stage :
             ***********************************
```

The above image is the 1st and 2nd clock cycle. In 1st clock cycle i.e. clock only instruction fetch is performed, but in 2nd clock cycle both instruction fetch and instruction decode is performed.

In instruction fetch the PC,NPC and the instruction being fetched is displayed.

In instruction decode the temporary A and B register values, immediate values and decoded instruction is displayed.

```
*******************
*********
In Clock 4
Instruction Fetch
PC: 16
NPC : 20
Instruction Register : ['26', 'addi', '001000', 'rs', 'rt', 'immediate']
Instruction Decode :
STALL
Execute Stage :
Instruction: ['26', 'addi', '001000', 0, 11, 10]
ALUOutput: 10
Memory Stage :
Instruction: ['01', 'add', '000000', 0, 0, 10, 0, 32]
NPC: 8
Write Back Stage :
Instruction: ['01', 'add', '000000', 0, 0, 9, 0, 32]
Registers: {0: 0, 1: 901, 2: 902, 3: 903, 4: 904, 5: 905, 6: 906, 7: 907, 8: 90
8, 9: 0, 10: 910, 11: 911, 12: 912, 13: 913, 14: 914, 15: 915, 16: 916, 17: 917,
18: 918, 19: 919, 20: 920, 21: 921, 22: 922, 23: 923, 24: 924, 25: 925, 26: 926
, 27: 927, 28: 928, 29: 929, 30: 930, 31: 931}
*****************************
```

In clock 4, an instruction is being fetched but instruction decode is stalled. In execute stage the "Instruction" addi was executed and the resulting ALUOutput is displayed. There is an instruction in Memory and in writeback stage as well. The add instruction is modifying the registers, in this case register 9 and setting it to zero.

```
********
In Clock 49
Instruction Fetch
PC : 52
NPC : 56
Instruction Register : ['09', 'syscall', '000000', 'code', '001100']
Instruction Decode :
Instruction : ['01', 'slt', '000000', 'rs', 'rt', 'rd', '00000', '101010']
Temporary Register A: 6
Temporary Register B: 10
Immediate : None
Decoded Instruction: ['01', 'slt', '000000', 10, 11, 1, 0, 42]
Execute Stage :
STALL
Memory Stage :
STALL
Write Back Stage :
Instruction: ['26', 'addi', '001000', 10, 10, 1]
Registers: {0: 0, 1: 1, 2: 902, 3: 903, 4: 904, 5: 905, 6: 906, 7: 907, 8: 908,
9: 15, 10: 6, 11: 10, 12: 912, 13: 913, 14: 914, 15: 915, 16: 916, 17: 917, 18:
918, 19: 919, 20: 920, 21: 921, 22: 922, 23: 923, 24: 924, 25: 925, 26: 926, 27
: 927, 28: 928, 29: 929, 30: 930, 31: 931}
**************************
*********
```

In the figure above Memory and Execute stage is stalled. SLT instruction is being decoded in the decode stage. Addi is being executed in the writeback stage and syscall instruction is being fetched in instruction fetch.

#### Final Result:

The figure above shows the final clockstages and the resulting register values.

Final Output: Register 2:45

Similarly for other files:

>>binary2.txt

```
************************
*********
               001000 0
     26
          addi
                          9
                                7
     26
          addi
               001000 0
                          10
     02
               000000 0
                          10
         sll
                                11
                                     4
                                           0
     01
          add
                000000 11
                          9
                                11
                                     0
                                           32
     01
          add
               000000 11
                          0
                                4
                                     0
                                           32
                          2
     26
          addiu 001001 0
                                1
     09
          syscall 000000 12
                          12
     20
          lui
                001111 0
                          1
                                4097
     26
                001101 1
                          4
          ori
                                0
     26
          addiu 001001 0
                          2
     09
          syscall 000000 12
                          12
     01
          add
                000000 0
                          11
**********************
```

Final Result : Register 2 : 115

>>binary4.txt

26	addi	001000	0	8	23		
26	addi	001000	0	9	29		
01	add	000000	0	0	10	0	32
01	slt	000000	8	9	1	0	42
27	bne	000101	1	0	2		
01	add	000000	9	0	10	0	32
24	j	000010	1048584				
01	add	000000	9	0	10	0	32
01	add	000000	0	10	2	0	32

#### Final Result: Register 2:29

>>hexcodebinary4.txt

26		001001	20	20	22		
	addiu	001001	29	29	-32		
THE WAY TO SEE THE PARTY OF THE	SW	101011	29	30	28	0	22
	addu	000000	0	29	30	0	33
	addiu	001001	0	2	23		
	SW	101011	30	2	12		4.0
	movz	000000	31	0	31	0	10
	addiu	001001	0	2	29		
	SW	101011	30	2	16		
	lw	100011	30	3	12		
	lw	100011	30	2	16		
02	sll	000000	0	0	0	0	0
	slt	000000	2	3	2	0	42
27	beq	000100	2	0	6		
02	sll	000000	0	0	0	0	0
22	lw	100011	30	2	12		
02	sll	000000	0	0	0	0	0
22	sw	101011	30	2	8		
10	bgez	000001	0	1	4		
	sll	000000	0	0	0	0	0
22	lw	100011	30	2	16		
02	sll	000000	0	0	0	0	0
22	sw	101011	30	2	8		
22	lw	100011	30	2	8		
01	addu	000000	0	30	29	0	33
	lw	100011	29	30	28		
	addiu	001001	29	29	32		
	sll	000000	0	0	0	0	0

Final Result: Register 2:29

>>hexcodebinary1.txt

	26	addiu	001001	29	29	-40		
	22	sw	101011	29	31	36		
	22	sw	101011	29	30	32		
	01	addu	000000	0	29	30	0	33
	01	movz	000000	31	0	31	0	10
	22	SW	101011	30	0	24		
	22	sw	101011	30	0	28		
	10	bgez	000001	0	1	10		
	02	sll	000000	0	0	0	0	0
	22	lw	100011	30	3	24		
	22	lw	100011	30	2	28		
8	02	sll	000000	0	0	0	0	0
	01	addu	000000	3	2 2 2	2	0	33
	22	sw	101011	30	2	24		
	22	lw	100011	30		28		
	02	sll	000000	0	0	0	0	0
	26	addiu	001001	2	2	1		
	22	sw	101011	30	2	28		
	22	lw	100011	30	2	28		
	02	sll	000000	0	0	0	0	0
	01	slt	000000	2	10	2	0	42
	27	bne	000101	2	0	-13		
	02	sll	000000	0	0	0	0	0
	22	lw	100011	30	5	24		
	22	lw	100011	28	2	0		
	02	sll	000000	0	0	0	0	0
	26	addiu	001001	2	4	-100		
	22	lw	100011	28	2	0		
	02	sll	000000	0	0	0	0	0
	01	addu	000000	0	2	25	0	33
	06	jalr	000000	25	0	31	0	9
	02	sll	000000	0	0	0	0	0
	22	lw	100011	30	28	16		
	22	lw	100011	30	2	24		
	01	addu	000000	0	30	29	0	33
	22	lw	100011	29	31	36		
	22	lw	100011	29	30	32		
	26	addiu	001001	29	29	40		
I .	~ .			401000	-			

This file sends my program into an infinite loop

>>hexcodebinary2.txt

26 a	addiu	001001	29	29	-48		
22 s	SW	101011	29	31	44		
22 5	5W	101011	29	30	40		
01 a	addu	000000	0	29	30	0	33
01 n	novz	000000	31	0	31	0	10
26 a	addiu	001001	0	2	3		
22 5	SW	101011	30	2	24		
26 a	addiu	001001	0	2	7		
22 5	5W	101011	30	2	28		
22 ]	Lw	100011	30	2	28		
02 s	511	000000	0	0	0	0	0
02 s	s11	000000	0	2	3	4	0
22 ]	Lw	100011	30	2	24		
02 5	311	000000	0	0	0	0	0
01 a	addu	000000	3	2	2	0	33
22 5	SW.	101011	30	2	32		
22 1	Lw	100011	30	5	32		
22 ]	Lw	100011	28	2	0		
02 s	511	000000	0	0	0	0	0
26 a	addiu	001001	2	4	-100		
22 ]	Lw	100011	28	2	0		
02 s	511	000000	0	0	0	0	0
01 a	addu	000000	0	2	25	0	33
06 <del>j</del>	jalr	000000	25	0	31	0	9
02 .	511	000000	0	0	0	0	0
22 ]	Lw	100011	30	28	16		
22 1	Lw	100011	30	2	32		
01 a	addu	000000	0	30	29	0	33
22 1	Lw	100011	29	31	44		
22 ]	Lw	100011	29	30	40		
	addiu	001001	29	29	48		
24	j	000010	1048599				
02 s	511	000000	0	0	0	0	0

This program crashes as there is a load which takes register 28 as base, even though register 28 is not modified in the program.