

UART - [C:/Users/DELL/UART/UART.xpr] - Vivado 2025.1

File Edit Flow Tools Reports Window Layout View Help Quick Access

Synthesis Complete ✓

Default Layout

Flow Navigator

- Run Simulation
- RTL ANALYSIS
  - Run Linter
  - Open Elaborated Design
    - Report Methodology
    - Report DRC
    - Report Noise
    - Schematic
- SYNTHESIS**
  - Run Synthesis
  - Open Synthesized Design**
    - Constraints Wizard
    - Edit Timing Constraints
    - Set Up Debug
    - Open Dataflow Design
    - Report Timing Summary
    - Report Clock Networks

SYNTHESIZED DESIGN - xc7z010idg225-1L

Project Summary Device uart\_rx.v uart\_tx.v tb\_uart.v

Sources

Netlist

Properties

X0Y1 X1Y1

X0Y0 X1Y0

Tcl Console Messages Log Reports Design Runs

21°C 16:56 01-07-2025

File Edit Flow Tools Reports Window Layout View Help Quick Access

Implementation Complete ✓

Default Layout

Flow Navigator

- IMPLEMENTATION
  - Run Implementation
  - Open Implemented Design
    - Constraints Wizard
    - Open Dataflow Design
    - Edit Timing Constraints
    - Report Timing Summary
    - Report Clock Networks
    - Report Clock Interaction
    - Report Methodology
    - Report DRC
    - Report Noise
    - Report Utilization
    - Report Power
    - Schematic
- PROGRAM AND DEBUG
  - Generate Bitstream
  - Open Hardware Manager

IMPLEMENTED DESIGN - xc7z010idg225-1L

Project Summary x Device x uart\_rx.v x uart\_tx.v x tb\_uart.v x Schematic x

97 Cells 12 I/O Ports 114 Nets

Tcl Console Messages Log Reports Design Runs DRC Methodology Power Timing

File Edit Flow Tools Reports Window Layout View Help Quick Access

Implementation Complete ✓

Default Layout

Flow Navigator

- Open Synthesized Design
  - Constraints Wizard
  - Edit Timing Constraints
  - Set Up Debug
  - Open Dataflow Design
  - Report Timing Summary
  - Report Clock Networks
  - Report Clock Interaction
  - Report Methodology
  - Report DRC
  - Report Noise
  - Report Utilization
  - Report Power
  - Schematic
- IMPLEMENTATION
  - Run Implementation
  - Open Implemented Design
    - Constraints Wizard

SYNTHESIZED DESIGN - xc7z010idg225-1L

Project Summary x Device x uart\_rx.v x uart\_tx.v x tb\_uart.v x Schematic x

97 Cells 12 I/O Ports 123 Nets

Tcl Console Messages Log Reports Design Runs Timing

## Flow Navigator

## PROJECT MANAGER

- Settings
- Add Sources
- Language Templates
- IP Catalog

## IP INTEGRATOR

- Create Block Design
- Open Block Design
- Generate Block Design

## SIMULATION

- Run Simulation


## RTL ANALYSIS

- Run Linter
- Open Elaborated Design
  - Report Methodology
  - Report DRC

## Schematic

Block Pin: peripheral\_reset

## BLOCK DESIGN - design\_1



Open Synthesized Design

## Constraints Wizard

### Edit Timing Constraints

 Set Up Debug

## Open Dataflow Design

Report Timing Summary

Report Clock Networks

### Report Clock Interaction

 **Report Methodology**

Report DRC

Report Noise

### Report Utilization

 Report Power


 Schematic

## IMPLEMENTATION

▶ Run Implementation

▼ **Open Implemented Design**

### Constraints Wizard



File Edit Flow Tools Reports Window Layout View Run Help Quick Access Synthesis and Implementation Out-of-date details

10000 us Default Layout

**Flow Navigator**

- PROJECT MANAGER
  - Settings
  - Add Sources
  - Language Templates
  - IP Catalog
- IP INTEGRATOR
  - Create Block Design
  - Open Block Design
  - Generate Block Design
- SIMULATION**
  - Run Simulation
- RTL ANALYSIS
  - Run Linter
  - Open Elaborated Design
- SYNTHESIS
  - Run Synthesis

**SIMULATION - Behavioral Simulation - Functional - sim\_1 - tb\_uart**

Module references are out-of-date. [Show IP Status](#)

tb\_uart.v x uart\_rx.v x uart\_tx.v x tb\_uart\_func\_synth.wcfg x

Scope Sources Objects Protocol Instances

Name	Value
clk	0
rst	0
tx_start	0
> tx_data[7:0]	a5
tx	1
tx_busy	0
> rx_data[7:0]	a5
rx_done	0
rx	1

0.000000 us 2,000.000000 us 4,000.000000 us 6,000.000000 us 8,000.000000 us 10,000

5,692,504,143 us

Td Console Messages Log



UART - [C:/Users/DELL/UART/UART.xpr] - Vivado 2025.1

File Edit Flow Tools Reports Window Layout View Run Help Quick Access

Synthesis and Implementation Out-of-date details

500 us

Default Layout

Flow Navigator

**PROJECT MANAGER**

- Settings
- Add Sources
- Language Templates
- IP Catalog

**IP INTEGRATOR**

- Create Block Design
- Open Block Design
- Generate Block Design

**SIMULATION**

- Run Simulation

**RTL ANALYSIS**

- Run Linter
- Open Elaborated Design

**SYNTHESIS**

- Run Synthesis

**SIMULATION - Behavioral Simulation - Functional - sim\_1 - tb\_uart**

Module references are out-of-date. Show IP Status

tb\_uart.v x uart\_rx.v x uart\_tx.v x tb\_uart\_func\_synth.wcfg x

Scope

Sources

Name	Value
clk	0
rst	0
tx_start	0
> tx_data[7:0]	a5
tx	1
tx_busy	0
> rx_data[7:0]	a5
rx_done	0
rx	1

Objects

Protocol Instances

0.000000 us 50.000000 us 100.000000 us 150.000000 us

178.350000 us

Td Console Messages Log

Sim Time: 178350 ns

18:54 02-07-2025