ECE-585 – Microprocessor System Design Test Plan – Group 12 Simulation of the Last Level Cache (LLC) for a new processor

Team Members:

Sanjeev Krishnan Kamalamurugan Balaji Ginkal Harisha Mohith Kumar Bennahatti Chikkegowda Akshaya Kudumalakunte Ravi Kumar

1. Test case - 01

To verify if the cache initialized correctly that is all line should be invalid upon giving reset.

Steps:

2. Test case – 02 Basic Read/Write operations:

To verify if it is a hit or a miss.

T
Cache write: To ensure write operations
update cache and main memory
according to write policy
Test case – 2.3
Cache Operation: Write
Cache Hit/Miss: Hit
Example:
Precondition: Address 0x0001 in the
cache with Dirty bit set to 0.
Action taken: Write new data to location
0x0001
Expected Result: Cache line is updated,
dirty bit is set to 1, but main memory is
not updated as this is write back policy.
Test case – 2.4
Cache Operation: Write
Cache Hit/Miss: Miss
Example:
Precondition: Address 0x0008 not in the
cache
Action taken: Write to location 0x0008
Expected Result: Cache miss occurs,
fetch the block into the cache, update
the cache line and set the dirty bit.

Number of commands =
Total CPU requests =
Total Cache requests =
Total Cache Hits =
Total Cache Miss =
Cache Hit Ratio =
Cache Hit Percentage =

3. Test case – 03 Eviction Policy

To test the behaviour of the cache when eviction occurs and to check if the dirty bit is managed correctly.

Cache eviction:

Example:

Precondition: Set 0 is occupied and address 0x002(LRU) has its dirty bit set Action: Address 0x002 is evicted without updating the main memory and the new address needed will be loaded into the cache.