

ECE-585 – Microprocessor System Design
Test Plan – Group 12
Simulation of the Last Level Cache (LLC) for a new processor

Team Members:

Sanjeev Krishnan Kamalamurugan
Balaji Ginkal Harisha
Mohith Kumar Bennahatti Chikkegowda
Akshaya Kudumalakunte Ravi Kumar

1. Test case – 01
To verify if the cache initialized correctly that is all line should be invalid upon giving reset.
Steps:
2. Test case – 02 Basic Read/Write operations:
To verify if it is a hit or a miss.

Cache Read: To ensure read operations retrieve data from cache or main memory correctly	Cache write: To ensure write operations update cache and main memory according to write policy
Test case – 2.1 Cache Operation: Read Cache Hit/Miss: Hit Example: Precondition: Address 0x0004 already exists in the cache Action taken: Read from the location 0x0004 Expected Result: Data is retrieved from the cache without accessing the main memory.	Test case – 2.3 Cache Operation: Write Cache Hit/Miss: Hit Example: Precondition: Address 0x0001 in the cache with Dirty bit set to 0. Action taken: Write new data to location 0x0001 Expected Result: Cache line is updated, dirty bit is set to 1, but main memory is not updated as this is write back policy.
Test case – 2.2 Cache Operation: Read Cache Hit/Miss: Miss Example: Precondition: Address 0x0004 is not in the cache Action taken: Read from the location 0x0004 Expected Result: Cache miss occurs, hence data is fetched from the main memory and cache line is updated	Test case – 2.4 Cache Operation: Write Cache Hit/Miss: Miss Example: Precondition: Address 0x0008 not in the cache Action taken: Write to location 0x0008 Expected Result: Cache miss occurs, fetch the block into the cache, update the cache line and set the dirty bit.

Number of commands =
Total CPU requests =
Total Cache requests =
Total Cache Hits =
Total Cache Miss =
Cache Hit Ratio =
Cache Hit Percentage =

3. Test case – 03 Eviction Policy

To test the behaviour of the cache when eviction occurs and to check if the dirty bit is managed correctly.

Cache eviction:

Example:

Precondition: Set 0 is occupied and address 0x002(LRU) has its dirty bit set

Action: Address 0x002 is evicted and data is written back into the main memory and the new address needed will be loaded into the cache.

4. Test case – 04 Snooping and MESI testing

Test case – 4.1 Write Miss in Shared state (S)

We have 4 processors (CPU1, CPU2, CPU3, CPU4)

Initial state: Address 0x100 is in the LLC which is shared by all the 4 processors.

CPU1 write address to 0x100, here CPU1 broadcasts BusUpgr on the bus. Next all the other 3 CPUs snoop the bus and invalidate its Cache line for the address 0x100.

Now the CPU1 is in the modified state(M).

Test case – 4.2 Write Hit in Exclusive state (E)

Initial state: Address 0x200 is in the LLC in the Exclusive state(E) for CPU1, so when written to address 0x200, cache lines remain in the Modified state(M). No bus activity is generated in the CPU1 because it has an Exclusive ownership.

Test case – 4.3 Read by another processor

Initial state: In Modified state(M) in CPU1 cache line, CPU2 reads from the address 0x300, all the other 3 processors are snooping, hence all the other 3 CPUs will jump to Shared state (S).

Test case – 4.4 Snooping for invalidation

Initial state: Address 0x400 is in the Shared state (S) for all processors. If CPU3 writes to the address 0x400, CPU1, CPU2, CPU4 snoops the bus and invalidate their cache lines. CPU3 transitions its cache line to the Modified state (M).