{"payload":{"header_redesign_enabled":false,"results":[{"id":"199633969","archived":false,"color":"#adb2cb","followers":7,"has_funding_file":false,"hl_name":"Mohsannaeem/RISCV-32I","hl_trunc_description":"Implementation of riscv-32 in vhdl for Zynq devices(Zybo z-10)","language":"VHDL","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":199633969,"name":"RISCV-32I","owner_id":26227899,"owner_login":"Mohsannaeem","updated_at":"2019-07-31T10:12:54.382Z","has_issues":true}},"sponsorable":false,"topics":[],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":56,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253AMohsannaeem%252FRISCV-32I%2B%2Blanguage%253AVHDL","metadata":null,"csrf_tokens":{"/Mohsannaeem/RISCV-32I/star":{"post":"-N9EP7QLpbREgaPUbrF8lmL6objakX_cRGhqLQKB5iomsK7dZTAZuWZ7QXt_YKPyfgabsh3dQ86V0pr0WwUcCQ"},"/Mohsannaeem/RISCV-32I/unstar":{"post":"JkRPo7F36vc1spQycGMmYU1ZKo9UvrlB_byxRe2_Qv-KuT5RpofRhySLPg5uACBHRNr1s8i_FQIMhZF8qtFvGA"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"udSmmO95hAJG7Xa2GMvuux1w8XnPHtQrsEw5Ap5hD_mj3jF_7PREOSpNGbS4q2ISm9SBO31XRya3selb0jP0FA"}}},"title":"Repository search results"}