Jubail University College

Department of Computer Science & Engineering SEMESTER 401

CS 206 DIGITAL LOGIC DESIGN LAB 8

Name: ID:

Q1. On the simulator, implement 3-bit full-adder using 3 X 8 Decoders

