


Firmware Architecture — Execution Flow



Design Notes

- Main loop is intentionally lightweight – all real-time work lives in interrupt context
- Timer1 (1s) and Timer2 (2ms) are independent – timekeeping never blocked by display work
- All ISRs are kept short; shared variables are volatile and 1-byte (atomic on AVR)