3 Mohs	in Ali Mi	(roi	
	Orom latery	morard warely	7
	3	1 1	P
	-	TI mmo	1
Menery N	1A (-100As)	Darter and	
ILU Execu	ution(usns)	2 (control bus	
Inside processor.			
			•
1,101		3 10 10 10 10 10 10 10 10 10 10 10 10 10	
EVE L	10		
Jeve In	VICT.		1
^			
	7300	acil aider Isme	
1	-1	+ 01	
1			
72506	multiple	out of order	
unit	pipeling.	seq our.	
	11		
o Instruct	ions word).	6 t	
	7 - Malle	2 mit out of actions	
1			
	Monory M ILU EXEC EXE W 1_25 UP Unit	Menony MA (-2000) I W R [WR] Inside pur Inside pur Issue multiple unit pipeling Instructions word).	menony MA (-2001) mmu Menony MA (-2001) Dother and Lu trecution (u sns M) control bus Inside processor. WR Exe WR Out of order see wit.

S) Cache Line GRefetching four data is feetched and ladded in Carly In I accord First word: Jours Maror rockeline other words Ins datad Tostnos 245 loc Execution Schedule for rode fragments for superscalar prin Dad R2 a 100 C B ROY R1 R2 (6) Store Rs azono Low R1 d 1000 1000 RZ 0-2008 add RE, @ 1007 95000 IF OI 900 K1, R2 IF Store R: 6, 2000

Hichare Utilization trace for schedule Full issue slots 4) Empty issue slots Anizontal Work vertical maste majority data access 易 0 19 0 D

flow majority data acces ? DDDD D -国国国国国= D DDDD P 日日日日日日 PPPDP PPPPP DDDD DP PDP DDDDB D A O O C C DD DD D DD DD A Network Topologies: Buses - Adoress Data rocke local na Cache local nen Prac 3560 Procesor

ex22 Effect of menory latency on performance consider a processor operating at 1 GHz (Ins clock) remected to a DRAM with a latency of loungluo (aches). Assure that processe, he's 2 mil add wits and is copable of executing 4 inductions in each cycle of is. The peak processor = 4 = 4a Floors. black size is I wend, everytime a menory request is more the precess must wait soo cycles before it Can process the dates dot product to two redor obrant. It is any to see se dator of compatition is limited to I flor over hours then or speed of lamplages. A my Small fraction of the geals processed toping. the empre highlights the new for emseffective herory system perhanence in celipting high longether with. Ex 2.3 Typact of caches on menory system performing consider I hat processor with Loons letency DRAM. In this con ne interce a cock of size 32kb with a laterage In as we use this setup to multiply to 2 matrices A&B, of dimensions 32x22 we true once again we assure an ideal cache placement strategy in which none of data items are overwitten by other fetching the two neutrices into the couche correspond to fetching 2k wards which takes approximately multiplying non takes 2nd operations which can be performed at 1616 cycle. The total complation is 20226Ms are peale processor computation of 64/216 = 303 Anflops Ex24 Dot predict of 2 vertige a monery system with a single cycle cache too cycle latency DRAM with the processor openting at 10,42 If the block size is it I word, the processor t tales lockyil to fetch achnord. The out product performs are mul-act ie 2 Flops tee effect the also performs are flops areny we coules for a poorle spend of of Lopen Flys as estanted. Non let is consider what a presser can Etch a 4-word rouche in every 250 cycle, Asoning man becomes one land out linearly in revery: 4 mil-adds on be perfected in ocycles.

the is because a single nevery arrow fetching friends