

Memory Access - MA

K200353 Mohsin Ali Mirza

① Implicit Parallelism


Instructions 2

RD, R1, [2000H]


RD R2, [3000H]

Add R3, R1, R2 → Memory MA (~200ns)


Add R3, R2, R3 → ALU Execution (~1ns)




② Pipelining 1



③ Superscalar Execution




④ VLIW (Very Large Instructions word).



5) Cache Line

↳ Prefetching. Four data is fetched and loaded in cache in 1 access.



Execution Schedule for code fragments for superscalar pipeline

① Load R1, @1000

② Load R2, @1008

③ add R1, @1004

④ add R2, @100C

⑤ add R1, R2

⑥ Store R1, @2000

1	2	3	4	5	6	7	8
IF	ID	OF					
IF	ID	OF					
	IF	ID	OF	E			
	IF	ID	OF	E			
		IF	ID	NA	E		
			IF	ID	NA	WB	

Load R1, @1000

Load R2, @1008


add R1, @1004

add R2, @100C

add R1, R2



Store R1, @2000

Machine Utilization trace for schedule




Full issue slots
 Empty issue slots



Column majority data access




Row majority data access



Network Topologies: Buses





Ex 2.2 Effect of memory latency on performance

Consider a processor operating at 1 GHz (1ns clock) connected to a DRAM with a latency of 100ns (no caches). Assume that processor has 2 mul add units and is capable of executing 4 instructions in each cycle of 1ns. The peak processor = $\frac{4}{1\text{ns}} = 4\text{ GFlops}$. Since memory latency is equal to 200 cycles (no block size is 1 word), everytime a memory request is made, the processor must wait 200 cycles before it can process the dot product of two vector element. It is easy to see the data of computation is limited to 1 flo FLOP every 200ns ~~time~~ or speed of 50MFlops. A very small fraction of the peak processor rate. The example highlights the need for an effective memory system architecture in achieving high computation rates.

Ex 23 Impact of cache on memory system performance
 Consider 1GHz processor with 10ns latency DRAM. In this case we introduce a cache of size 32kB with a latency of 1ns or we use this setup to multiply 2 matrices A & B , of dimensions 32×32 . ~~we have~~ Once again we assume an ideal cache placement strategy in which none of data items are overwritten by others. Fetching the two matrices into the cache corresponds to fetching 2k words which takes approx 20ns. Multiplying $n \times n$ takes $2n^3$ operations which can be performed at 36k cycle. The total computation is 226ns and peak processor computation of $64/226 = 303$ MFlops.

Ex 24 Dot product of 2 vectors a memory system with a single cycle cache 100 cycle latency DRAM with the processor operating at 1GHz. If the block size is of 1 word, the processor takes 100 cycle to fetch each word. The dot product performs are mul-adds i.e 2 FLOPs therefore the algo performs are flops every 100 cycles for a peak speed of 20 MFlops as estimated. Now let us consider what happens if the block size is increased to 4 words i.e a processor can fetch a 4-word cache i.e every 250 cycle. Assuming that vectors are laid out linearly in memory. 4 mul-adds can be performed in 10 cycles. This is because a single memory access fetches 4 elements of vector. This corresponds to a flop every 25ns.