## **Lab** 11

# A Taste of Data path + Control Design Example: Factorial Circuit (Open Ended Lab)



Spring 2025

Submitted by: Mohsin Sajjad

Registration No: 22pwsce2149

Class Section: A

"On my honor, as student of University of Engineering and Technology, I have neither given nor received unauthorized assistance on this academic work."

Mohsun Sayad
Student Signature:

Submitted to:

Engr. Faheem Jan

Month Day, Year (22 05, 2025)

Department of Computer Systems Engineering
University of Engineering and Technology, Peshawar


# A Taste of Data path + Control Design Example: Factorial Circuit (Open Ended Lab)

### **Objective:**


To implement a circuit that calculates factorial of a number.

### **Block Diagram:**

The datapath for calculating the factorial of an "N" bit number is given below. The datapath is controlled by a Finite State Machine (FSM). FSM generates signals Asel, Ale, Bsel and Ble at the correct times to operate the datapath. Input to FSM is a signal "Z" when Z=0 means the operation of the machine is complete and ANSWER can be read. The STG is also given in the following diagram.



### State Transition Diagram:



#### CODE:

```
module factorial control (clk, reset, Asel, Ale);
              input clk, reset;
              output reg Asel, Ale;
reg [1:0] state;
              parameter S0 = 2'800; // Initial state
parameter S1 = 2'801; // Load A input into register
parameter S2 = 2'810; // Start/Continue factorial computation
              always @(posedge clk or posedge reset) begin
11
12
13
14
                  if (reset)
                       state <= 50;
                   else begin
                        case (state)
15
                             S0: state <= S1;
                             S1: state <= S2;
17
18
                             S2: state <= S2; // Remain in compute state
                             default: state <= 50;
19
20
21
21
32
                        endcase
                   end
23
              // Output logic
              always E(*) begin
おおり 大田市
                   Azel = 0;
                   Ale = 0:
                   case (state)
                       S1: Asel = 1;
                        S2: Ale = 1;
                   endcase
              end
        endmodule
```

```
module factorial_datapath (clk, reset, Asel, Ale, A_input, result);
36
           input clk, reset, Asel, Ale;
           input [3:0] A input;
           output reg [7:0] result;
39
40
           reg [3:9] A_reg;
41
           reg [3:0] counter;
           reg [7:0] factorial;
42
43
44
           always @ (posedge clk or posedge reset) begin
              if (reset) begin
45
                   A reg <= 0;
4€
4.7
                   counter <= 0;
48
                   factorial <= 1;
49
                   result <= 0;
               end else begin
                   if (Asel) begin
52
                       A reg <= A input;
                       counter <= A_input;
54
                       factorial <= 1;
                   end else if (Ale && counter > 0) begin
                       factorial <= factorial * counter;
56
57
                       counter <= counter - 1;
Eg
                   result <= factorial;
               end
60
61
62
       endmodule
```

```
module factorial_top (clk, reset, A_input, result);
input clk, reset;
input [3:0] A_input;
output [7:0] result;

wire Asel, Ale;


factorial_control control (clk, reset, Asel, Ale);
factorial_datapath datapath (clk, reset, Asel, Ale, A_input, result);
endmodule

74
```


#### Test-Bench:

```
timescale inn / ips
        module factorial_tb/
             reg clk:
reg reset:
reg [1:0] A input;
             wire [7:0] result:
             factorial top uut {clk,reset,A_input,result};
always # olk = ~olk;
initial begin
                  olk = U,
reset = 1;
                  A_input # 0:
                  #201
                   A_input = 4'd4; // Test factorial(4) - 24
20日の日はなななはははななない
                  #100;
5display("Factorial of 4 - %d", result);
                  reset = 1;
                  A_input = 4'db; // Test factorial(5) - 120
                  Sdisplay("Factorial of 5 - %d", result);
                  Sfinishs
        endmodule
```

#### **OUTPUT:**



**Output on FPGA:** 



**Task 2:** Implement Multiplication for repeated addition using data path and control path (FSM)

Note: you can do simulation as well

#### **CODE:**

```
module mult_control (clk, reset, Asel, Bsel, Mie);
              input clk, reset;
output reg Asel, Bsel, Mle;
              reg [1:0] state/
              parameter S0 = 2'bp0; // Initial
parameter S1 = 2'b01; // Load A
parameter S2 = 2'b10; // Load B
parameter S3 = 2'b11; // Ferform multiplication
             always # (posedge clk or posedge reset) begin
if (reset)
12
                        state <= SO;
                   else begin
                        case (state)
                            50: state <= 51:
                             S1: state <= S2;
                             52: state <= 53;
53: State <= 53:
                             default: state <= S0:
                        endcase
                   end
              end
              always # (*) begin
                   April = 07
                   Boel = 0;
                   M1= - 0:
                   case (state)
                        S1: Apel = 1;
                        $2: Bsel = 1;
33
                        S3: Mle = 1/
                   endcase
        endmodule
```

```
module mult_top (clk, reset, A_input, B_input, result);
input clk, reset;
input [3:0] A_input, B_input;
output [7:0] result;

wire Asel, Bsel, Mle;

mult_control control (clk, reset, Asel, Bsel, Mle);
mult_datapath datapath (clk, reset, Asel, Bsel, Mle, A_input, B_input, result);
endmodule
```

#### **Test-Bench:**

```
timescale Ins / lps
       module tb_mult_top;
           reg clk;
           reg reset;
           reg [3:0] A input;
           reg [3:0] B input;
           wire [7:0] result;
           mult_top_uut (clk,reset,A_input,B_input,result);
           initial begin
               olk = 0;
14
               forever #5 clk = -clk; // 10ms clock
16
17
          initial begin
               // Initialize
19
               reset = 1;
               A_input = D;
              B input = D;
               #20;
24
               // Load A - 5, B - 3 (5*3 - 15)
               reset = 0;
               A_input = 4°db;
26
27
28
               B_input = 1'd3;
               200:
29
               // End simulation
               Sfinish;
      endmodule
```

#### **OUTPUT:**

