LAB 4

INTRODUCTION TO XILINX ISE AND Spartan 6 BOARD and implementation of MUX and DECODERS



Spring 2025

Submitted by: Mohsin Sajjad

Registration No: 22pwsce2149

Class Section: A

"On my honor, as student of University of Engineering and Technology, I have neither given nor received unauthorized assistance on this academic work."

Mohsun Sayad
Student Signature:

Submitted to:

Engr. Faheem Jan

Month Day, Year (16 03, 2025)

Department of Computer Systems Engineering
University of Engineering and Technology, Peshawar

Objectives:

- Introduction to FPGA
- Introuction Xilinx ISE

Lab Task:

Task 01:

Develop a program to control on Board LED using On board available switch.

Code:

Output:



Task 02:

Develop a program that implements a 2x1 multiplexer on the board. Connect the inputs to switches and output to led.

Code:

Output:



Task 03:

Develop a program that implements a 4x1 multiplexer on the board. Connect the inputs to switches and output to led.

Code:

```
21 module mux4x1(I, sel, out);
           input [3:0] I; // 4 input lines
input [1:0] sel; // 2-bit selection line
24
    22
    23
74
           output reg out; // Output declared as reg for procedural assignment
    24
    25
           always 8(*) begin
               if (sel == 2'b00)
    26
                  out = I[0]:
    27
    28
               else if (sel == 2'b01)
                  out = I[1];
    29
    30
               else if (sel == 2'b10)
                  out = I[2];
    31
    32
               else
    33
                  out = I[3];
            end
    34
     35 endmodule
```

Output:



Task 04:

Implement 2X4 Decoder and 3x8 Decoder on the Board.

2X4:

Code:

```
21 module decoder2X4(A, B, D);
         input A, B;
0
   22
   23
         output [3:0] D;
   24
   25
         assign D[0] = -A & -B;
         assign D[1] = -A & B;
   26
   27
         assign D[2] = A 4 -B;
         assign D[3] = A & B;
   28
   29 endmodule
```

3X8:

Code:

```
21 module decoder3x8(A, B, C, D);
       input A, B, C; // 3 input lines
output [7:0] D; // 8 output lines
22
23
24
25
      assign D[0] = -A & -B & -C;
       assign D[1] = -A & -B & C;
26
       assign D[2] = -A & B & -C;
27
       assign D[3] = -A & B & C;
28
       assign D[4] = A & -B & -C;
29
       assign D[5] = A & -B & C;
30
       assign D[6] = A & B & -C;
31
       assign D[7] = A & B & C;
33 endmodule
```

Output:



Task 05: Implement NOT gate using MUX **Code:**

Output on Xilinx:

