

# Lab 13

## DDR SDRAM



**Spring 2025**

Submitted by: **Mohsin Sajjad**

Registration No: **22pwsce2149**

Class Section: **A**

“On my honor, as student of University of Engineering and Technology, I have neither given nor received unauthorized assistance on this academic work.”

A handwritten signature in black ink that reads "Mohsin Sajjad".

Student Signature: \_\_\_\_\_

Submitted to:

**Engr. Faheem Jan**

Month Day, Year (29 05, 2025)

Department of Computer Systems Engineering  
University of Engineering and Technology, Peshawar

# DDR SDRAM

## Objective:


To interface and access DDR SDRAM (512Mbit LPDDR) on the Mimas V2 FPGA development board using Xilinx Spartan-6 and Xilinx ISE 14.7 tools.

**DDR SDRAM:** High-speed, volatile memory used for storing data in FPGA-based applications.



- **Memory Controller:** A logic block (hard or soft) that manages communication between FPGA and DDR.
- **Wrapper Logic:** Bridges user logic to memory controller with a simplified interface.
- **User Logic:** Your custom logic that reads/writes to memory.



Spartan-6 LX9 (CSG324) includes **two built-in DDR memory controllers**; one is connected to onboard LPDDR on Mimas V2.

## STEPS:



The screenshot shows the 'New Project Wizard' dialog box in Xilinx ISE 14.7. The window title is 'New Project Wizard' with a close button (X) in the top right corner. Below the title bar, there is a back arrow icon and the text 'Create New Project' followed by 'Specify project location and type.' The main area is divided into two sections. The first section is titled 'Enter a name, locations, and comment for the project' and contains four fields: 'Name:' with the value 'lab13', 'Location:' with the value 'D:\Semester Data\6th semester\PSD LAB\lab13', 'Working Directory:' with the value 'D:\Semester Data\6th semester\PSD LAB\lab13', and 'Description:' with an empty text area. The second section is titled 'Select the type of top-level source for the project' and contains a 'Top-level source type:' dropdown menu with 'HDL' selected. At the bottom of the dialog, there are three buttons: 'More Info', 'Next >', and 'Cancel'. The 'Next >' button is highlighted with a blue border.





Xilinx Memory Interface Generator

REFERENCE DESIGN [1]

Memory Interface Generator

XILINX

USER GUIDE | MIG User Guide | Version Info

MIG Output Options

☒ Create Design  
Select this option to generate a new memory controller. Generating a memory controller will create RTL, design constraints (.UCF), implementation and simulation files.


☐ Xilinx Reference Boards  
Select this option for information on specific designs for Xilinx reference boards.

☐ Update Design and UCF  
Select this option to update an existing design to the design provided by this version of MIG. You will need to select the project file in the next screen. Refer to the User Guide for more information.

Component Name:  
Please specify the component name for the memory interface. The design directories will be generated under a directory with this name. Three directories will be created: "example\_design", "user\_design" and "Tiled". The user\_design will contain the generated memory interface. The example\_design adds a single example application connected to the generated memory interface.

Component Name:

< Back Next > Cancel



Options for C3 - LPDDR

**Frequency:** The allowed frequency range is a function of the selected FPGA part, FPGA speed grade and Memory Controller type. Choose the clock period for the desired frequency. Refer to User Guide for supported frequency range.

10000 ps 100.00 MHz

**Memory Part:** Select the memory part. Parts marked with a warning symbol are not compatible with the frequency selection above. Find an equivalent part or create a part using the "Create Custom Part" button if the part you want is not listed here.

MT46H32M16XXXX-5

Create Custom Part

Xilinx Memory Interface Generator

REFERENCE DESIGN 2.2

Controller Options ☒   
Memory Options ☒   
Multi-port Configuration ☐   
AXI Parameter ☐   
Arbitration ☐   
FPGA Options ☐   
Summary ☐   
Memory Model ☐   
PCB Information ☐   
Design Notes ☐

### Port Configuration for C3 - LPDDR

Select one of five configurations from the configuration menu and the ports from the table. As you select the port configuration, the below figure and table will get updated. You can select the number of ports in a configuration, and data port settings from the table.

Configuration Selection: Two 32-bit bi-directional and four 32-bit unidirectional ports

Port Selection	Interface	Direction
<input checked="" type="checkbox"/> Port0	NATIVE	Bi-Directional
<input type="checkbox"/> Port1	NATIVE	Write
<input type="checkbox"/> Port2	NATIVE	Write
<input type="checkbox"/> Port3	NATIVE	Write
<input type="checkbox"/> Port4	NATIVE	Write
<input type="checkbox"/> Port5	NATIVE	Write

Memory Address Mapping Selection

Use Address

ROW BANK COLUMN

BANK ROW COLUMN

User Guide PCB User Guide Version Info

< Back Next > Cancel

### FPGA Options for C3 - LPDDR

LPDDR Termination support

Terminations are not typically required for LPDDR interfaces as long as the PCB guidelines in the Spartan-6 FPGA Memory Controller User Guide (UG388) are followed. Any external terminations added at the user's discretion should be validated with IBES simulation.

Select RZQ pin location: This pin is required for all MCB designs. If Calibrated Input Termination is used, this pin must have a resistor of value 2R to ground, where R is the desired input termination value. Otherwise, it may be left as a no-connect (NC).

Debug Signals for Memory Controller: This allows the debug signals to be monitored on the ChipScope tool. Selecting this option will port map the debug signals to the ChipScope modules in the design top module. Debug is supported only for one controller.

System Clock

System Clock: Choose the desired input clock configuration.

s not convey to you an interest in or to the Model, but only a limited right to nt.

WARRANTY OF ANY KIND. MTI EXPRESSLY DISCLAIMS ALL WARRANTIES ENT OF THIRD PARTY RIGHTS, AND ANY IMPLIED WARRANTIES OF ES NOT WARRANT THAT THE MODEL WILL MEET YOUR REQUIREMENTS, OR )R-FREE. FURTHERMORE, MTI DOES NOT MAKE ANY REPRESENTATIONS RMS OF ITS CORRECTNESS, ACCURACY, RELIABILITY, OR OTHERWISE. THE MAINS WITH YOU. IN NO EVENT SHALL MTI, ITS AFFILIATED COMPANIES OR

Print

ilation directory. By clicking Decline, you will need to acquire and configure a

☒ Accept


☐ Decline

< Back

Next >

Cancel

## Change example\_top




The screenshot shows a Windows File Explorer window with the path: This PC > New Volume (D:) > Semester Data > 6th semester > DSD LAB > lab13 > ipcore\_dir > s6\_ipddr > example\_design > par. The file list includes:

Name	Date modified	Type	Size
create_ise	28/05/2025 11:02 am	Windows Batch File	4 KB
<b>example_top</b>	28/05/2025 11:03 am	UCF File	9 KB
icon_coregen.xco	28/05/2025 11:02 am	XCO File	2 KB
ila_coregen.xco	28/05/2025 11:02 am	XCO File	4 KB
ise_flow	28/05/2025 11:02 am	Windows Batch File	4 KB
ise_run	28/05/2025 11:02 am	Text Document	2 KB
makeproj	28/05/2025 11:02 am	Windows Batch File	1 KB
mem_interface_top.ut	28/05/2025 11:02 am	UT File	1 KB
readme	28/05/2025 11:02 am	Text Document	7 KB
rem_files	28/05/2025 11:02 am	Windows Batch File	8 KB
set_ise_prop.tcl	28/05/2025 11:02 am	TCL File	6 KB

Below the file list, a Notepad window titled 'example\_top - Notepad' displays the contents of 'example\_top.ucf':

```
#####
##      Xilinx, Inc. 2006      www.xilinx.com
##      Sat May 24 20:34:49 2025
##      Generated by MIG Version 3.6.1
##
#####
## File name :      example_top.ucf
##
## Details :      Constraints file
##                FPGA family:      spartan6
##                FPGA:      xc6slx9-csg324
##                Speedgrade:      -2
##                Design Entry:      VERILOG
##                Design:      with Test bench
##                DCM Used:      Enable
```

## Change mem\_interface\_top.ut



The screenshot shows a Windows File Explorer window with the path: This PC > New Volume (D:) > Semester Data > 6th semester > DSD LAB > lab13 > ipcore\_dir > s6\_ipddr > example\_design > par. The file list includes:



Name	Date modified	Type	Size
create_ise	28/05/2025 11:02 am	Windows Batch File	4 KB
example_top	28/05/2025 11:05 am	UCF File	9 KB
icon_coregen.xco	28/05/2025 11:02 am	XCO File	2 KB
ila_coregen.xco	28/05/2025 11:02 am	XCO File	4 KB
ise_flow	28/05/2025 11:02 am	Windows Batch File	4 KB
ise_run	28/05/2025 11:02 am	Text Document	2 KB
makeproj	28/05/2025 11:02 am	Windows Batch File	1 KB
<b>mem_interface_top.ut</b>	28/05/2025 11:02 am	UT File	1 KB
readme	28/05/2025 11:02 am	Text Document	7 KB
rem_files	28/05/2025 11:02 am	Windows Batch File	8 KB
set_ise_prop.tcl	28/05/2025 11:02 am	TCL File	6 KB
vio_coregen.xco	28/05/2025 11:02 am	XCO File	2 KB

Below the file list, a Notepad window titled 'D:\Semester Data\6th semester\DSD LAB\lab13\ipcore\_dir\s6\_ipddr\example\_design\par\m...' displays the contents of 'mem\_interface\_top.ut':

```
1  ~w
2  -g DebugBitstream:No
3  -g Binary:yes
4  -g CRC:Enable
5  -g M2Pin:PullUp
6  -g ProgPin:PullUp
7  -g DonePin:PullUp
8  -g TekPin:PullUp
9  -g TdiPin:PullUp
10 -g TdoPin:PullUp
11 -g TmsPin:PullUp
```



## Run iso\_flow





**Output:**

