

Lab 03

INTRODUCTION TO XILINX ISE, Spartan 6 BOARD AND IMPLEMENTATION OF RIPPLE CARRY ADDER AND FULL SUBTRACTOR



Spring 2025

Submitted by: **Mohsin Sajjad**

Registration No: **22pwsce2149**

Class Section: **A**

“On my honor, as student of University of Engineering and Technology, I have neither given nor received unauthorized assistance on this academic work.”

A handwritten signature in black ink, reading "Mohsin Sajjad".

Student Signature: _____

Submitted to:

Engr. Faheem Jan

Month Day, Year (16 02, 2025)


Department of Computer Systems Engineering
University of Engineering and Technology, Peshawar

Objectives:

- Introduction to FPGA
- Introduction Xilinx ISE

LAB TASKS:

1-Implement buffer ON the Kit and attach the snapshot.



Output on Xilinx:



2-Implement AND/OR/XOR gate on the Kit and attach the snapshot.

And Gate:

```
18 // Additional Comments:
19 //
20 ///////////////////////////////////////////////////
21 module andgate(A, B, O);
22 input A, B;
23 output O;
24 assign O = A & B;
25 endmodule
```

Output:



OR Gate:

```
--
20 ///////////////////////////////////////////////////
21 module orgate(A, B, O);
22 input A, B;
23 output O;
24 assign O = A | B;
25 endmodule
```

Output:



XOR Gate:

```
20 ///////////////////////////////////////////////////
21 module xorgate(A, B, O);
22 input A, B;
23 output O;
24 assign O = A ^ B;
25 endmodule
```

Output:




3-Implement OR gate using NAND gate

```

20 //////////////////////////////////////////////////
21 module orgate(A, B, O);
22 input A, B;
23 output O;
24 wire nandout1, nandout2;
25 nand n1(nandout1, A);
26 nand n2(nandout2, B);
27 nand n3(O, nandout1, nandout2);
28 endmodule

```

Output Xilinx:



4- Implement Lab1 and Lab1 ON the Kit and attach snapshot.

Equation:

```

1  module equ(Z,x1,x2,x3,x4,x5);
2  input x1,x2,x3,x4,x5;
3  output Z;
4  wire y1;
5  wire y2;
6  and n1(y1,x1,x2);
7  and n2(y2,x3,x4,x5);
8  nor n3(Z,y1,y2);
9  endmodule
10
11 module equ_tb();
12 reg x1,x2,x3,x4,x5;
13 wire Z;
14 equ ins(Z,x1,x2,x3,x4,x5);
15 initial begin
16 x1=0;
17 x2=0;
18 x3=0;
19 x4=0;
20 x5=0;
21 #20 $display("x1 = %b",x1, "x2 = %b",x2,"x3 = %b",x3,"x4 = %b",x4,"x5 = %b",x5,"Z = %b",Z);
22
23 x1=0;
24 x2=0;
25 x3=0;

```

```

22
23 x1=0;
24 x2=0;
25 x3=0;
26 x4=0;
27 x5=1;
28 #20 $display("x1 = %b",x1, "x2 = %b",x2,"x3 = %b",x3,"x4 = %b",x4,"x5 = %b",x5,"Z = %b",Z);
29
30 x1=0;
31 x2=0;
32 x3=0;
33 x4=1;
34 x5=0;
35 #20 $display("x1 = %b",x1, "x2 = %b",x2,"x3 = %b",x3,"x4 = %b",x4,"x5 = %b",x5,"Z = %b",Z);
36
37 x1=0;
38 x2=0;
39 x3=0;
40 x4=1;
41 x5=1;
42 #20 $display("x1 = %b",x1, "x2 = %b",x2,"x3 = %b",x3,"x4 = %b",x4,"x5 = %b",x5,"Z = %b",Z);
43 end
44 endmodule
45

```

Xilinx output:




Logic Circuit:

```

1  module logic_circuit(output Y, input A, B, C);
2      wire A_not, X1, X2, X2_not, Y1, Y2, Y1_not;
3
4      // Inverters
5      not n1(A_not, A);
6      not n2(X1_not, X1);
7
8      // AND Gates
9      nand a2(X1,B, C);
10     and a3(X2,X1,B);
11     and a1(Y1, A_not, X2);
12     // XOR Gate
13     xor x1(Y2, X2, X1_not);
14
15     // Inverter for Y1
16     not n3(Y1_not, Y1);
17
18     // OR Gate
19     or o1(Y, Y1_not, Y2);
20 endmodule
21
22 module logic_circuit_tb();
23     reg A, B, C;
24     wire Y;
25     logic_circuit uut(Y, A, B, C);
26
27     initial begin
28         // Display header
29         $display("A B C | Y");
30         $display("-----");
31
32         // Test all possible input combinations
33         A = 0; B = 0; C = 0; #10; $display("%b %b %b | %b", A, B, C, Y);
34         A = 0; B = 0; C = 1; #10; $display("%b %b %b | %b", A, B, C, Y);
35         A = 0; B = 1; C = 0; #10; $display("%b %b %b | %b", A, B, C, Y);
36         A = 0; B = 1; C = 1; #10; $display("%b %b %b | %b", A, B, C, Y);
37         A = 1; B = 0; C = 0; #10; $display("%b %b %b | %b", A, B, C, Y);
38         A = 1; B = 0; C = 1; #10; $display("%b %b %b | %b", A, B, C, Y);
39         A = 1; B = 1; C = 0; #10; $display("%b %b %b | %b", A, B, C, Y);
40         A = 1; B = 1; C = 1; #10; $display("%b %b %b | %b", A, B, C, Y);
41
42         $stop;
43     end
44 endmodule

```

Xilinx Output:



Ripple Carry Adder:

```
1  module Sum(S,A,B);
2      input A,B;
3      output S;
4      xor x(S,A,B);
5  endmodule
6
7  module Carry(C,A,B);
8      input A,B;
9      output C;
10     and a(C,A,B);
11 endmodule
12
13 module HA(S,C,A,B);
14     input A,B;
15     output S,C;
16     Sum s1(S,A,B);
17     Carry c1(C,A,B);
18 endmodule
19
20 module FA(S,C,A,B,Cin);
21     input A,B,Cin;
22     output S,C;
23     wire S1,C1,C2;
```

```

25     HA h1(S1,C1,A,B);
26     HA h2(S,C2,Cin,S1);
27     or o(C,C1,C2);
28 endmodule
29
30 module RCA(S,Cout,A,B,Cin);
31     input [3:0] A,B;
32     input Cin;
33     output [3:0] S;
34     output Cout;
35     wire [2:0] C;
36
37     FA f1(S[0],C[0],A[0],B[0],Cin);
38     FA f2(S[1],C[1],A[1],B[1],C[0]); // Unique instance name
39     FA f3(S[2],C[2],A[2],B[2],C[1]); // Unique instance name
40     FA f4(S[3],Cout,A[3],B[3],C[2]); // Unique instance name
41 endmodule
42
43 module RCA_tb();
44     reg [3:0] A,B;
45     reg Cin;
46     wire [3:0] S;
47     wire Cout;
48
49
50
51     RCA rr(S,Cout,A,B,Cin);
52
53     initial begin
54         A = 4'b0000; B = 4'b0001; Cin = 1'b0;
55         #20;
56         A = 4'b0101; B = 4'b0011; Cin = 1'b0;
57     end
58
59     initial
60         $monitor("A=%b B=%b Sum=%b Cout=%b", A, B, S, Cout);
61 endmodule
62

```



5- Implement Full Subtractor on the board and verify the truth table

```
21 module Difference (A, B, D);
22     input A, B;
23     output D;
24     xor x(D, A, B);
25 endmodule
26
27 module Borrow (A, B, Borr);
28     input A, B;
29     output Borr;
30     wire nA;
31     not n(nA, A);
32     and a(Borr, nA, B);
33 endmodule
34
35 module Hs (A, B, D, Borr);
36     input A, B;
37     output D, Borr;
38     Difference d1(A, B, D);
39     Borrow b1(A, B, Borr);
40 endmodule
41
42 module Fs (A, B, Bin, D, Borr);
43     input A, B, Bin;
44     output D, Borr;
45     wire b1, b2, d1;
46
47     wire b1, b2, d1;
48     Hs h1(A, B, d1, b1);
49     Hs h2(d1, Bin, D, b2);
50     or o(Borr, b1, b2);
51 endmodule
```

Output Xilinx:

