*Name:	
*Registration:	

Department of Computer Systems Engineering University of Engineering & Technology Peshawar

Digital System Design CSE 308

Midterm Examination Spring 2023

13 April 2023, Duration: 120 Minutes

Exam Rules

Please read carefully before proceeding.

- 1- This exam is closed books/notes/Internet.
- 2- Answer all problems on the answer sheet.
- 3- Problems will not be interpreted during the exam.

Good Luck!

Problem 1. (25 pts., CLO-1)

Below is an RTL (or Dataflow) description for a circuit.

```
module RTL_circuit (x, y, a, b, c);
  input a, b, c;
  output x, y;
  wire a, b, c, x, y;
  wire na, nb, nc, t3, t4, t5;

  assign na = !a;
  assign nb = !b;
  assign nc = !c;
  assign t3 = na && b && c;
  assign t4 = a && nb && c;
  assign t5 = a && b && nc;
  assign x = t3 || t5;
  assign y = a || t4;

endmodule
```

- 1(a) (3 pts.) Give a Verilog statement that instantiates the above RTL_circuit, with the instance name MID. When you instantiate the circuit, use the same names for wires as is used in the module port list.
- 1(b) (6 pts.) Rewrite the RTL_circuit using Verilog built-in primitives and structural Verilog. Part of the module is done for you.

```
module struct_circuit (x, y, a, b, c);
  input a, b, c;
  output x, y;
  //Write your code here
endmodule
```

- 1(c) (3 pts.) Draw a gate-level diagram for your module in 1(b). Label
 all nets on the diagram.
- 1(d) (6 pts.) Rewrite the RTL_circuit using behavioral Verilog. Part of the module is done for you.


```
module behav_circuit (x, y, a, b, c);
    input a, b, c;
    output x, y;
    //Write your code here
endmodule
```

1(e) (7 pts.) Write the output of RTL_circuit for the following
 test bench.

```
//test bench for RTL circuit
module test RTL circuit;
      reg a, b, c;
      wire x, y;
      RTL circuit RTLC (x, y, a, b, c);
      Initial begin
            a = 1; b = 1; c = 1;
             #30 a = 0; b = 1; c = 1;
      end
      initial begin
             \phi $\,\delta\,\text{stime}, \quad \text{x} = \%\text{b} \quad \text{and } \text{y} = \%\text{b}\,\text{x}, \quad \text{y};
             #6 $display ($time, " x = %b and y = %b", x, y);
             \#5 $display ($time, " x = %b and y = %b", x, y);
             #20 $display ($time, " x = %b and y = %b", x, y);
            #5 $display ($time, " x = %b and y = %b", x, y);
             #6 $display ($time, " x = %b and y = %b", x, y);
             \#8 $display ($time, " x = %b and y = %b", x, y);
      end
endmodule
```

Problem 2. (10 pts., CLO-2)

In this problem, design a 3-bit counter (the circuit diagram and state table are shown in **Figure 1**) using as building block the D flip-flop given in **Figure 2**.



	Input		Output
	reset	clock	$Q_2Q_1Q_0$
	0	Х	000 (0)
	→ 1	†	010 (2)
	1	↑	110 (6)
	1	1	001 (1)
L	1	1	000 (0)

Figure 1. The circuit diagram (left) and state table (right) of the 3-bit counter

Figure 2. Verilog code for rising-edge D flip-flop with asynchronous active-low reset

The suggested skeleton file for the counter has been written below. The module has 2 inputs - **clock** and **reset** which is active-low. The output is **out** which is 3-bit in size.

```
module counter (clock, reset, out);
    input clock, reset;
    output [2:0] out;
    // Write your code here
endmodule
```

Problem 3. (10 pts., CLO-1)

In this problem, write Verilog code for an 8-to-1 multiplexer. In this case, the value on the 3-bit select line will route 1 of 8 inputs to the output. This module is purely combinatorial.

The following are the ports of the module:

Sel	3-bit select line
IO, I1, I2, I3, I4, I5, I6, and I7	1-bit data inputs
OUT	1-bit output

Problem 4. (10 pts., CLO-1/CLO-2)

For this design, combine the counter (from **Problem 2**) with the multiplexer (from **Problem 3**) to create a circuit such that the output of the counter controls the select lines of the multiplexer.

This top-level design has the following port definitions:

clk	1-bit clock
reset	1-bit reset line
D0, D1, D2, D3, D4, D5, D6, and D7	1-bit data inputs
OUT	1-bit output