

Date 13/02/025

MTWTF

DSI

Mid Term

week # 01
Lecture # 01

- verilog is HDL -
- we describe hardware in verilog

- Analyze the circuit
- identify the input and outputs -
- label input and output -
- Truth table
- Simplify equation using K-map -
- Implementation - (logic circuit)

easy-way
Model the behavior -

Half adder in verilog


name of the module
module HA (S, Cy, A, B); \rightarrow because output is not important
output S, Cy ; \rightarrow order is not important
input A, B ; \rightarrow wire, seg
assign $[Cy, S] = A+B$; we define hardware
 \downarrow upper-bit lower-bit between the module and end module -
use to model combinational circuit almost one module

common data types

implementation synthesized by \downarrow wire and seg
ga-
translation of the input-
description to hardware

assign use to concatenate-
 → translated into actual hardware
 {}, +, * synthesizable operators-

Now we do (design under test)



reg

↓

not physical
device

it is datatype

module TST-HA (S, Cy, A, B)

input S, Cy;

output A, B,

reg A, B; → kissi KO value assign
kisi ho initial

initial begin block men to

delay #10 A=0; B=0;] reg type use
#10 A=0; B=1;] karna hogya-

#10 A=1; B=0;] → vector generation

#10 A=1; B=1;] part-

end

initial block

initial . is not

\$monitor("%d, A=%b, B=%b, synthesizable
S=%b, Cy=%b" \$time,

point A, B, S, Cy); / → when time change

endmodule

it will point-

\$display → display only once

\$monitor → when time change it will

exit

Date _____

M T W T F S

connections - Testbench and design

module top-level; to connect two modules

wire A, B, S, Cy;

HA ha(S, Cy, A, B);

test-HA t-ha(S, Cy, A, B);

endmodule

data-flow model

primitive
 $x_08 \downarrow (o, m)$

we can
omit
instance

but in user-defn.
it will must-

→ Full-address

→ Ripple-carry address

Lecture # 2

flow

Data level

module CS, Cy, A, B);

it is a type
of behavior
modeling -

input A, B;

output S, Cy;

abstract

assign $S = Cy, S = A + B;$

behavior mean
different

assign $S = A \cdot B;$

level of
abstraction
has -

assign $Cy = A \oplus B;$

$x_08 x_1(S, A, B);$

and $a_1(Cy, A, B);$

endmodule

→ Design more synthesizable
choose use hon gee-

if inputs are fewer ~~it's~~
exhaustive verification is
possible -


- ① Design
- ② Specification
- ③ Synthesis
- ④ Implementation
- ⑤ Verification
- ⑥ Partitioning

Dec $X \Rightarrow$ ^{mean} unknown

wire 2 \rightarrow mean high impedance

In wave x is shown by red line.

Full adder:-



→ internal output declare using wire

→ output are special wire using
type output -

module FA(C_o , sum, a, b, ci);

output C_o , sum;

input a, b, ci;

wire S_1 , C_1 , C_2 ;

HA ha1(S_1 , C_1 , a, b); \rightarrow structural level

HA ha2(sum, C_2 , S_1 , ci);

blocks and
interconnection

Date _____

MTWTF

or $out(C_0, C_1, C_2)$;

endmodule

module Tst_FA (C_0 , sum, a, b, c, ci);

input C_0 , sum;

output a, b, ci;

e.g. a, b, ci;

initial begin

#5 a=0; b=0; ci=1

#5 a=1; b=1; ci=1

#5 a=1; b=0; ci=1

end

initial

\$monitor ("i.d, a=\$b, b=\$b, ci=\$b, ~~cout~~
" sum=\$b", "cout=\$b", \$time, a, b, ci, sum,
endmodule - c0)

top

module top-level;

wire C_0 , sum, a, b, ci;

Tst_FA tft (C_0 , sum, a, b, ci);

FA fa (C_0 , sum, a, b, ci);

endmodule

In ~~full~~ at this top level is
full adder and the lowest level
is half adder -

Date _____

Week # 03

Lecture 03


RCA3 ~~order not matter~~
module FA (sum, A, B, cin);: explicit association

\leftarrow HA has
 HA ha0 (.A(A), .B(B), .S(S), .C(C));
 HA ha1 (.A(A), .B(B), .C(C), .D(D));
 or 01 (cout, C1, C2);

module RCA3 (sum, cout, A, B, cin);
 //vector \rightarrow after synthesis it
 input [2:0] A, B; will be translated to
 input cin;
 output [2:0] sum;
 output cout;
 wire C0, C1;

FA fa0(sum[0], C0, A[0], B[0], 1'b0)
 ✓ ✓ ground

size binary



FA fa1 (sum[1], C1, A[1], B[1], C0);
 FA fa2 (sum[2], cout, A[2], B[2], C1);

endmodule

structural
level
modeling

If Cin not here it will not be re-usable -

In verilog we have two block initial and always -

- ↓ ↓
- only one time always change when event occurs -
- not (synthesizable) → always running

translate
it actual
hardware

we can write

reg cin; → not physical register
initial cin = 1'b0;

it's just type

```
module RCA3_tb(sum, cout, A, B, Cin);
    input [2:0] sum;
    input cout;
    output [2:0] A, B;
    output cin;
```

reg [2:0] A, B; reg cin;

initial begin

A = 3'b101; B = 3'b001; Cin = 1'b0;

$2^2 \cdot 128$

possible

exhausted

#2 A = 3'b101; B = 3'b110; Cin = 1'b0;

verification

#10 A = 3'b110; B = 3'b001; Cin = 1'b0;

initial

\$monitor (\$".d, A = ? .b, B = ? .b, sum = ? .b, cout = ? .b",
\$time, A, B, sum, cout);

endmodule.

Date _____

module Top;

wire [2:0] A, B, sum;

wire cin, cout;

RCA3 dut (sum, cout, A, B, cin);

RCA3-tb tb(sum, cout, A, B, cin);

endmodule

6-bit RCA

final out

module RCA6 (sum, cf, A, B);

output [5:0] sum; output cf;

input [5:0] A, B;

wire 0, ~~c~~ c;

RCA3 inst0 (sum[2:0], c, A[2:0], B[2:0], 1'b0);

RCA3 inst1 (sum[5:3], cf, A[5:3], B[5:3], c);

endmodule.



There are two blocks

→ gate level is also called structural level -

→ we describe algorithm

→ behavioral level mean description known.

→ scales are wire


→ vectors are buses

next lecture

decoder and mux

Week # 03

Lecture # 02




expression

$$\textcircled{1} = (\bar{S}I_1 + S\bar{I}_2)$$

$$1(0) + 0(1)$$

$$\textcircled{2} = 2$$

$$S \cdot 0 + 0 \cdot 1 = 0$$



→ for behavior level only need to know the function of the mux -

module m2t01(out, i1, i2, s);

output out;

input i1, i2, s;

wire sbar, o1, o2; behavior level

① // assign out = !s?I1:I2; → Dat flow

② // assign out = n\$8I1 | s\$8I2;

explicit


{ or s1(out, o1, o2); structural
and a2(o2, s, sbar); code

nof n1(sbar, s);

and a1(o1, sbar, I1); → B

→ In verilog statements are executed in parallel order not matter.

(2) method always running or
B: reg² out; ↑ when I1 change
always @ (I1, I2, s) block will execute
event triggered
only input.



endmodule.

* * if if statement
→ if if statement is completely satisfied the circuit is combinational circuit -
if not the sequential circuit will be satisfied - synthesize -

(3rd) method
always @ (I1, I2, s) output here
case (s)

1'b0: out = I1;

↳ → Non Blocking

1'b1: out = I2;

↳ blocking

endcase

execute

in

parallel

(sequential)

→ Both blocking and unblocking use in always block.

→ Blocking use in combinational circuit.

→ Non-blocking use in sequential circuit.

→ we can't write assign in always block because it is ordered.


Date _____

MTWTF

for 4x1

always @ (I1, I2, I3, I4, S)

case (S)



module m2t01(out, I, S);

output out;

input [3:0] I; out = $\bar{S}_0\bar{S}_1I_0 + \bar{S}_0S_1I_1 + S_0\bar{S}_1I_2 + S_0S_1I_3$

input [1:0] S;

wire o1, o2;

m2t01 m0(o1, I[0], I[1], S[0]);

reg out; \rightarrow (m2t01 m1(o2, I[2], I[3]), S[0]);

always @ (T, S)

case (S)

m2t01 m2(out, o1, o2, S[1]);

2' b00; out = I[0];



2' b01; out = I[1];


2' b10; out = I[2];

2' b11; out = I[3];

endcase

endmodule



8×1 MUX

```
module m8to1(out, I, S);
```

```
    output out;
```

```
    input [7:0] I;
```

```
    input [2:0] S;
```

```
wire o1, o2;
```


↑ concatenate operator
 $(I[0], I[1], I[2], I[3])$

```
m4to1 m0 (o1, I[0:3], S[1:0]);
```

```
m4to1 m1 (o2, I[4:7], S[1:0]);
```

```
m2to1 m2 (out, o1, o2, S[2]);
```


endmodule



Date _____

Week # 04

MTWTF

Lecture # 01:

negative edge trigger


D

Q

Q

T using D-flip flop

flip flop



T flip-flop

CLK


→ negative edge pos toggle high

→ positive edge pos previous state

maintain negee-

↗ Ripple counter

T

Q₀Q₁

↗ count because

two bit counter 0 - 3 of T input

```
module D-FF (q, d, clock, reset);
    output q;
    input d, clock, reset;
    reg q;
```

always @ (negedge clock or posedge reset)
if (reset)

 q = 1'0;
else
 q = d;

blk data den

to ye
synchronous br
jye ga-

endmodule

If negedge and posedge
not written it will ~~not~~ become
combinational or sequential depend on
the description-

```
module T-FF (q, d, clock, reset);
```

output q;
input clock, reset;
wire d;

not n1(d, q);

D-FF also (q, d, clock, reset);

endmodule

module ripple_counter (q_1 , clock, reset);

output [3:0] q_1 ;

input clock, reset;


T-FF tff0 ($q_1[0]$, clock, reset);

T-FF tff1 ($q_1[1]$, $q_1[0]$, reset);

T-FF tff2 ($q_1[2]$, $q_1[1]$, reset);

T-FF tff3 ($q_1[3]$, $q_1[2]$, reset);

endmodule.



module T-FF (q_1 , T, clock, reset);

output [3:0] q_1 ;

input T, clock, reset;

wire d;

xor n1 (d, T, q_1)



module stimulus (q_1 , clock, reset);

input [3:0] q_1 ;

output clock, reset;

reg clock, reset;

always

#5 clock = ~clock;

MTWTF

Date _____

initial

begin

clock = 1'b0 ;

xreset = 1'b1 ;

#15 reset = 1'b0 ;

#500 \$finish;


end

// monitors the outputs

initial

\$monitor(`\$time, "T=%b, reset=%b, output
= %d", T, reset, v);

endmodule




Q_0	Q_1	Q_2	Q_3
0	0	0	1
0	0	1	1

A	B	C
0	0	0
1	1	1
1	1	0
1	0	1
1	0	0
0	1	1
0	1	0
0	0	1

Date _____

MTWTF

QUIZ # 01



```
module add4 (C, S, A, B);
```

```
    input [3:0] A, B;
```

```
    output [3:0] S;
```

```
    output C;
```

```
    assign {C, S} = A + B;
```

```
endmodule
```

```
module BCD(C, S, A, B);
```

```
    input [3:0] A, B;
```

```
    output [3:0] S;
```

```
    output C;
```

```
wire [1:0] cy, cz;
```

```
wire [3:0] sum;
```

```
add4 a1 (cy, sum, A, B);
```

```
assign C = cy | (sum[3]&sum[2]) | (sum[3]&  
sum[1]);
```

```
add4 a2(cz, S, $1'b0, C, C, 1'603, sum);
```

```
endmodule
```