
EMBEDDED SYSTEMS DESIGN

CHAPTER 11: INTRODUCTION TO INTERRUPTS

11.1 THE CONCEPT OF AN INTERRUPT






11.1 THE CONCEPT OF AN INTERRUPT


 The Drawback of Polling – CPU spends a lot of time executing instructions that did nothing but actively check for an infrequent

event.



11.1 THE CONCEPT OF AN INTERRUPT


 The Drawback of Polling – CPU spends a lot of time executing instructions that did nothing but actively check for an infrequent event.




 Interrupt (IRQ) – an approach to dealing with external, asynchronous events by building hardware int o the MCU that handles identifying and prioritizing events to be serviced by the CPU; only reacts one time when a transition is observed.

11.1.1 INTERRUPT FLAGS (IFG)


 Flag – notifies the CPU that an external event on a peripheral has occurred and action is requested.






11.1.1 INTERRUPT FLAGS (IFG)

 Flag – notifies the CPU that an external event on a peripheral has occurred and action is requested.







 When a flag is observed, the CPU completes its current instruction and then executes a sequence of instructions that accomplishes the desired action for the peripheral.

11.1.1 INTERRUPT FLAGS (IFG)

 Flag – notifies the CPU that an external event on a peripheral has occurred and action is requested.







• The term *interrupt* stems from the fact that the CPU takes a break from executing the main program and instead executes instructions specifically for the peripheral event.

11.1.1 INTERRUPT FLAGS (IFG)

 Flag – notifies the CPU that an external event on a peripheral has occurred and action is requested.






 This process is highly efficient because the CPU does not have to spend execution cycles polling each external system.


11.1.1 INTERRUPT FLAGS (IFG)

Interrupt service routine (ISR)
 or interrupt handler – the code
 that is executed when an
 interrupt occurs




11.1.1 INTERRUPT FLAGS (IFG)


- Interrupt service routine (ISR)
 or interrupt handler the code
 that is executed when an
 interrupt occurs
- Servicing when the CPU is taking steps to handle the IRQ.
- Pending when an interrupt has asserted its flag but the CPU has not had an opportunity to service it.



11.1.1 INTERRUPT FLAGS (IFG)


 The CPU control unit is designed to handle IRQs.






11.1.2 INTERRUPT PRIORITY AND ENABLING


 When the CPU is ready to service an interrupt, it always executes the highest priority peripheral first.




- When the CPU is ready to service an interrupt, it always executes the highest priority peripheral first.
- Once that routine completes, it moves to the next highest priority peripheral that is pending, and so forth.




- When the CPU is ready to service an interrupt, it always executes the highest priority peripheral first.
- Once that routine completes, it moves to the next highest priority peripheral that is pending, and so forth.
- Interrupts can interrupt other interrupts if they have a higher priority, but some restrictions apply that are described in subsequent sections.



- Categories of interrupts:
 - 1) System resets,
 - 2) Non-maskable interrupts (NMIs),
 - 3) Maskable interrupts




- Categories of interrupts:
 - 1) System resets,
 - 2) Non-maskable interrupts (NMIs),
 - 3) Maskable interrupts



- **System Resets** highest priority interrupts and are always enabled; causes the MCU to start its operation from the beginning.
- System resets include power-on reset (POR), power-up reset (PUR), external reset, and power supply monitor violation.
- The only action needed by developer for system resets is to tell the interrupt system where the starting address of the main program is.


- Categories of interrupts:
 - 1) System resets,
 - 2) Non-maskable interrupts (NMIs),
 - 3) Maskable interrupts



- **Non-maskable Interrupts** second highest priority interrupts; typically handle fault conditions on the MCU.
- Examples include memory access errors and oscillator faults.
- Non-maskable interrupts are always enabled but are different from system resets in that they do execute <u>developer written</u> ISRs instead of a set of predetermined actions.

11.1.2 INTERRUPT PRIORITY AND ENABLING

- Categories of interrupts:
 - 1) System resets,
 - 2) Non-maskable interrupts (NMIs),
 - 3) Maskable interrupts




Maskable Interrupts – third highest priority interrupts.

These are the peripherals!


- ports
- timers
- serial interface
- ADC
- DAC

11.1.2 INTERRUPT PRIORITY AND ENABLING


Maskable Interrupts - means that they can be turned on or off.



- GIE bit used as the global enable for all maskable interrupts.
 - GIE = 1 maskable interrupts enabled
 - GIE = 0 maskable interrupts disabled
- Enabling and Disabling can be done by simply setting or clearing the GIE bit in the SR using EINT and DINT respectively.




- Interrupt Enable (IE) configured in the control/status registers within the memory map for <u>each</u> peripheral.
- Global and local interrupt enable bits can be thought of as gating switches that allow the peripheral's flag to be observed by the CPU when configured.



EMBEDDED SYSTEMS DESIGN

CHAPTER 11: INTRODUCTION TO INTERRUPTS

11.1.2 INTERRUPT PRIORITY AND ENABLING






www.youtube.com/c/DigitalLogicProgramming LaMeres



EMBEDDED SYSTEMS DESIGN


CHAPTER 11: INTRODUCTION TO INTERRUPTS





11.1.3 INTERRUPT VECTORS


 An Interrupt Service Routine (ISR) is written for any peripheral that is to be handled.




11.1.3 INTERRUPT VECTORS

 An Interrupt Service Routine (ISR) is written for any peripheral that is to be handled.

The beginning of an ISR is marked with an address label in the main.asm file. This address label serves as the starting address to be put into the PC when the ISR is called.




- An Interrupt Service Routine (ISR) is written for any peripheral that is to be handled.
- The beginning of an ISR is marked with an address label in the main.asm file. This address label serves as the starting address to be put into the PC when the ISR is called.
- The starting address of the ISR is then put into a dedicated Interrupt Vector.
 That is associated with the peripheral.




11.1.3 INTERRUPT VECTORS


 Interrupt Vectors – Each peripheral has a dedicated memory location that holds the starting address of its ISR.




- Interrupt Vectors Each peripheral has a dedicated memory location that holds the starting address of its ISR.
- This dedicated location is an "address pointer" of where the ISR starts. (aka, a vector).




- Interrupt Vectors Each peripheral has a dedicated memory location that holds the starting address of its ISR.
- This dedicated location is an "address pointer" of where the ISR starts. (aka, a vector).
- Since the ISR starting address changes for every program, the developer must initialize the vector using directives when downloaded.




- Interrupt Vectors Each peripheral has a dedicated memory location that holds the starting address of its ISR.
- This dedicated location is an "address pointer" of where the ISR starts. (aka, a vector).
- Since the ISR starting address changes for every program, the developer must initialize the vector using directives when downloaded.
- The vector addresses are hard-coded.






11.1.3 INTERRUPT VECTORS

 Let's see how this might look:





11.1.3 INTERRUPT VECTORS


 Let's see how Label Addr Data #_STACK_END,SP mov.w StopWDT mov.w #WDTPW | WDTHOLD, &WDTCTL this might look: RESET 8000h 4031h 8002h 3000h 8004h 40B2h Note: This code doesn't Main loop work, it is just an 8006h 5A80h xample of initialization. 8008h 01CCh t try to run on your main: 800Ah 4303h main nop RESET (vector 63) 800Ch 3FFEh main dmi ISR1 5405h 800Fh ISR1: is where the 8010h 1300h The .sect add.w R4, R5 ISR2 8012h 8405h and .short reti 8014h 1300h program starts. directive ISR2: Always the highest R4, R5 sub.w puts the reti address into priority. Vector 22 FFCEh 800Eh the vector. Interrupt Vectors Vector 25 FFD4h 8012h sect .reset RESET Vector 63 FFFEh 8000h ".int22" .sect The vector table holds the short ISR1 starting addresses of sect ".int25" where to load PC when .short ISR2 the interrupt occurs.

11.1.3 INTERRUPT VECTORS

 Let's see how Label Addr Data #_STACK_END,SP mov.w StopWDT mov.w #WDTPW | WDTHOLD, &WDTCTL this might look: RESET 8000h 4031h 8002h 3000h 8004h 40B2h Main loop Note: This code doesn't work, it is just an 8006h 5A80h xample of initialization. 8008h 01CCh t try to run on your main: 800Ah 4303h main nop RESET (vector 63) 800Ch 3FFEh main dmi ISR1 5405h 800Fh ISR1: is where the 8010h 1300h The .sect add.w R4, R5 ISR2 8012h 8405h and .short reti 8014h 1300h program starts. directive ISR2: Always the highest R4, R5 sub.w puts the reti address into priority. Vector 22 FFCEh 800Eh the vector. Interrupt Vectors Vector 25 FFD4h 8012h sect .reset RESET Vector 63 FFFEh 8000h .reset is ".int22" .sect defined in The vector table holds the short ISR1 starting addresses of the linker sect ".int25" where to load PC when files. .short ISR2 the interrupt occurs.

11.1.3 INTERRUPT VECTORS


 Let's see how this might look:



11.1.3 INTERRUPT VECTORS

 Let's see how this might look:


Let's say Vector 22 is a peripheral. We need to put its ISR's starting address in its corresponding vector address location.



11.1.3 INTERRUPT VECTORS

 Let's see how this might look:


Let's say Vector 22 is a peripheral. We need to put its ISR's starting address in its corresponding vector address location.



11.1.3 INTERRUPT VECTORS


 Let's see how this might look:

Let's say Vector 22 is a peripheral. We need to put its ISR's starting address in its corresponding vector address location.



11.1.3 INTERRUPT VECTORS


 Let's see how this might look:



11.1.3 INTERRUPT VECTORS

 Let's see how this might look:


Let's say Vector 25 is a peripheral. We need to put its ISR's starting address in its corresponding vector address location.



11.1.3 INTERRUPT VECTORS

 Let's see how this might look:


Let's say Vector 25 is a peripheral. We need to put its ISR's starting address in its corresponding vector address location.



11.1.3 INTERRUPT VECTORS


 Let's see how this might look:

Let's say Vector 25 is a peripheral. We need to put its ISR's starting address in its corresponding vector address location.



11.1.3 INTERRUPT VECTORS


- The full MSP430 architecture supports up to 64 separate interrupt vectors whose addresses are located within the range FF80h → FFFFh.
- Not all are active in every MCU.



EMBEDDED SYSTEMS DESIGN

CHAPTER 11: INTRODUCTION TO INTERRUPTS

11.1.3 INTERRUPT VECTORS






www.youtube.com/c/DigitalLogicProgramming LaMeres



EMBEDDED SYSTEMS DESIGN


CHAPTER 11: INTRODUCTION TO INTERRUPTS






11.1.4 OPERATION OF THE STACK DURING AN IRQ


When an IRQ is to be serviced:




- When an IRQ is to be serviced:
 - CPU finishes its current instruction.




- When an IRQ is to be serviced:
 - CPU finishes its current instruction.
 - 2. The next instruction in main program is put into PC.




- When an IRQ is to be serviced:
 - CPU finishes its current instruction.
 - The next instruction in main program is put into PC.
 - 3. PC and SR are pushed to stack.




- When an IRQ is to be serviced:
 - CPU finishes its current instruction.
 - The next instruction in main program is put into PC.
 - 3. PC and SR are pushed to stack.
 - 4. MCU clears the SR so that it can be used by the ISR.




- When an IRQ is to be serviced:
 - CPU finishes its current instruction.
 - The next instruction in main program is put into PC.
 - 3. PC and SR are **pushed to stack**.
 - 4. MCU clears the SR so that it can be used by the ISR.
 - MCU retrieves starting address of ISR from the interrupt vector and loads it into PC.




- When an IRQ is to be serviced:
 - CPU finishes its current instruction.
 - The next instruction in main program is put into PC.
 - 3. PC and SR are pushed to stack.
 - 4. MCU clears the SR so that it can be used by the ISR.
 - MCU retrieves starting address of ISR from the interrupt vector and loads it into PC.
 - 6. Execute ISR.



- When an IRQ is to be serviced:
 - 1. CPU finishes its current instruction.
 - 2. The next instruction in main program is put into PC.
 - 3. PC and SR are pushed to stack.
 - 4. MCU clears the SR so that it can be used by the ISR.
 - MCU retrieves starting address of ISR from the interrupt vector and loads it into PC.
 - 6. Execute ISR.
 - 7. CPU pops the SR and PC from the stack.




- When an IRQ is to be serviced:
 - 1. CPU finishes its current instruction.
 - The next instruction in main program is put into PC.
 - 3. PC and SR are pushed to stack.
 - 4. MCU clears the SR so that it can be used by the ISR.
 - MCU retrieves starting address of ISR from the interrupt vector and loads it into PC.
 - 6. Execute ISR.
 - 7. CPU pops the SR and PC from the stack.
 - Main program runs from where it left off.



11.1.4 OPERATION OF THE STACK DURING AN IRQ

Preparing for Interrupt Service Routine




PC and SR are pushed onto the stack.

The PC value pushed is the address in the main program of where to return to after the ISR completes.

The SR maintains the status flags in the main program before the ISR was called.

Returning from Interrupt Service Routine



Note: This graphical depiction assumes SP=3000h before the ISR is called. The absolute address of SP will depend on what is going on in the main program at the time the ISR is called.

11.1.5 INTERRUPT SERVICE ROUTINES (ISR)

 Return From Interrupt (reti) – Always the final instruction in an ISR; pops the SR and PC off the stack in order to return the CPU execution back to the main program.

11.1.5 INTERRUPT SERVICE ROUTINES (ISR)

 Return From Interrupt (reti) – Always the final instruction in an ISR; pops the SR and PC off the stack in order to return the CPU execution back to the main program.

 Anther critical role of a maskable ISR is that it must clear the peripheral's local interrupt flag (IFG) that caused the interrupt in the first place. Else, the interrupt will continually run because the flag is still asserted.

11.1.5 INTERRUPT SERVICE ROUTINES (ISR)

 Return From Interrupt (reti) – Always the final instruction in an ISR; pops the SR and PC off the stack in order to return the CPU execution back to the main program.

- Anther critical role of a maskable ISR is that it must clear the peripheral's local interrupt flag (IFG) that caused the interrupt in the first place. Else, the interrupt will continually run because the flag is still asserted.
- ISRs should be short, fast, and dedicated to only performing the functionality needed by the peripheral at that time.

11.1.6 NESTED INTERRUPTS

 Maskable interrupts are disabled while executing an ISR because GIE = 0.



11.1.6 Nested Interrupts

- Maskable interrupts are disabled while executing an ISR because GIE = 0.
- Once the ISR completes and the SR is popped off the stack, the original value of GIE = 1 is restored and maskable interrupts are again enabled when the CPU returns to the main program.



11.1.6 NESTED INTERRUPTS

- Maskable interrupts are disabled while executing an ISR because GIE = 0.
- Once the ISR completes and the SR is popped off the stack, the original value of GIE = 1 is restored and maskable interrupts are again enabled when the CPU returns to the main program.
- System resets and non-maskable interrupts can always interrupt other lower priority ISRs because they are not enabled by GIE.



11.1.6 NESTED INTERRUPTS

• Creating *nested* maskable ISRs is **not recommended** because it can lead to stack overflow or infinite ISR loops.



11.1.6 NESTED INTERRUPTS


- Creating nested maskable ISRs is not recommended because it can lead to stack overflow or infinite ISR loops.
- A better approach is to create ISRs that are short and fast and then rely on the MCU's prioritization scheme to allow higher priority interrupts to be serviced while lower priority interrupts wait in the pending state until the CPU is ready to act on them.



EMBEDDED SYSTEMS DESIGN

CHAPTER 11: INTRODUCTION TO INTERRUPTS

11.1.6 NESTED IRQ






www.youtube.com/c/DigitalLogicProgramming LaMeres



EMBEDDED SYSTEMS DESIGN

CHAPTER 11: INTRODUCTION TO INTERRUPTS


11.1.7 IRQ SERVICING SUMMARY & THE DEVELOPER'S RESPONSIBILITY





11.1.7 INTERRUPT SERVICING SUMMARY

 Note that some of the steps are taken automatically by the CPU while some are up to the developer.



11.1.7 INTERRUPT SERVICING SUMMARY

 When using a specific peripheral with a maskable interrupt, the developer has the following responsibilities:

- When using a specific peripheral with a maskable interrupt, the developer has the following responsibilities:
 - 1. Configure the peripheral for the desired functionality.

- When using a specific peripheral with a maskable interrupt, the developer has the following responsibilities:
 - 1. Configure the peripheral for the desired functionality.
 - 2. Clear the peripheral's interrupt flag.

- When using a specific peripheral with a maskable interrupt, the developer has the following responsibilities:
 - Configure the peripheral for the desired functionality.
 - Clear the peripheral's interrupt flag.
 - 3. Assert the local interrupt enable (IE) for the peripheral.

- When using a specific peripheral with a maskable interrupt, the developer has the following responsibilities:
 - 1. Configure the peripheral for the desired functionality.
 - 2. Clear the peripheral's interrupt flag.
 - 3. Assert the local interrupt enable (IE) for the peripheral.
 - 4. Assert the global interrupt enable (GIE) in the status register.

- When using a specific peripheral with a maskable interrupt, the developer has the following responsibilities:
 - 1. Configure the peripheral for the desired functionality.
 - 2. Clear the peripheral's interrupt flag.
 - 3. Assert the local interrupt enable (IE) for the peripheral.
 - 4. Assert the global interrupt enable (GIE) in the status register.
 - 5. Write the ISR with an address label to mark its starting location and the *reti* instruction to denote its end. Remember that the ISR must clear the peripheral doesn't inadvertently trigger another IRQ.


11.1.7 INTERRUPT SERVICING SUMMARY

- When using a specific peripheral with a maskable interrupt, the developer has the following responsibilities:
 - 1. Configure the peripheral for the desired functionality.
 - 2. Clear the peripheral's interrupt flag.
 - 3. Assert the local interrupt enable (IE) for the peripheral.
 - 4. Assert the global interrupt enable (GIE) in the status register.
 - 5. Write the ISR with an address label to mark its starting location and the *reti* instruction to denote its end. Remember that the ISR must clear the peripheral doesn't inadvertently trigger another IRQ.
 - 6. Initialize the vector address for the peripheral using the ISR address label and assembler directives.

EMBEDDED SYSTEMS DESIGN

CHAPTER 11: INTRODUCTION TO INTERRUPTS

11.1.7 IRQ Servicing Summary & The Developer's Responsibility






www.youtube.com/c/DigitalLogicProgramming LaMeres




EMBEDDED SYSTEMS DESIGN


CHAPTER 11: INTRODUCTION TO INTERRUPTS





- The MSP430FR2355 implements 25 unique interrupt vector addresses. These are grouped into Resets, NMIs, and Maskable.
- Multiple peripherals will SHARE a vector address. If more than one
 is enabled, then functionality must be placed in the ISR to first
 determine which flag has been asserted and then execute the
 appropriate service routine code.






11.1.8 MSP430FR2355 INTERRUPTS

 The highest priority vector address implemented (FFFEh) is dedicated to resets.

INTERRUPT	VECTOR
TYPE	ADDRESS
Reset	FFFEh

- This vector is always initialized with the starting address of program memory.
- In the case of the MSP430FR2355, PC is set to 8000h, which is the beginning of non-volatile FRAM program memory.



11.1

11.1.8 MSP430FR2355 INTERRUPTS

 The second and third highest priority addresses implemented (FFFCh and FFFAh) are dedicated to non-maskable interrupts.

system

The vector FFFCh is used for system non-maskable interrupts, which are hardware-level failures such as accessing memory addresses that don't have systems mapped to them, memory access timing errors, and memory bit-error detection.

INTERRUPT TYPE	VECTOR ADDRESS
Reset	FFFEh
Non-Maskable	FFFCh
Non-Maskable	FFFAh

 The vector FFFAh is used for user nonmaskable interrupts, which include an external input trigger and oscillator faults.

11.1.8 MSP430FR2355 INTERRUPTS

 Both NMI interrupt vectors execute ISRs when triggered, so it's the developer's responsibility to ensure the ISRs exist and the vector addresses are initialized.

INTERRUPT TYPE	VECTOR ADDRESS
Reset	FFFEh
Non-Maskable	FFFCh
Non-Maskable	FFFAh

 The ISRs for the NMIs are often omitted due to the low likelihood of a system failure.

Proceed at your own risk!

- The remaining 22 interrupt vectors are used for maskable interrupts.
- Only enabled by the developer.
- The MSP430FR2355 assigns:
 - 8x to timers
 - 1x to the real time clock counter
 - 1x for the watchdog timer
 - 4x for the serial communication system
 - 1x for the ADC
 - 1x for the comparator
 - 2x for the smart analog combo DACs
 - 4x for the digital I/O ports.

_			
	INTERRUPT TYPE	VECTOR ADDRESS	CCS SECTION
	Reset	FFFEh	reset
Ī	Non-Maskable	FFFCh	.int45
÷			
ļ.	Maskable	FFF8h	.int43
	Maskable	FFF6h	.int42
Ι	Maskable	FFF4h	.int41
	Maskable	FFF2h	.int40
T	Maskable	FFF0h	.int39
	Maskable	FFEEh	.int38
İ	Maskable	FFECh	.int37
Ī	Maskable	FFEAh	.int36
İ	Maskable	FFE8h	.int35
	Maskable	FFE6h	.int34
	Maskable	FFE4h	.int33
	Maskable	FFE2h	.int32
	Maskable	FFE0h	.int31
	Maskable	FFDEh	.int30
	Maskable	FFDCh	.int29
I	Maskable	FFDAh	.int28
ľ	Maskable	FFD8h	.int27
ſ	Maskable	FFD6h	.int26
T	Maskable	FFD4h	.int25
I	Maskable	FFD2h	.int24
I	Maskable	FFD0h	.int23
Ĺ	Maskable	FFCEh	.int22

INTERRUPT SOURCE	INTERRUPT FLAG	INTERRUPT TYPE	VECTOR ADDRESS	CCS SECTION
System Reset	SVSHIFG, PMMRSTIFG, WDTIFG, PMMPORIFG, PMMBORIFG, SYSRSTIV, FLLULPUC	Reset	FFFEh	.reset
System NMI	VMAIFG, JMBINIFG, JMBOUTIFG, CBDIFG, UBDIFG	Non-Maskable	FFFCh	.int45
User NMI	NMIIFG, OFIFG	Non-Maskable	FFFAh	.int44
Timer0_B3	TB0CCR0 CCIFG0	Maskable	FFF8h	.int43
Timer0_B3	TB0CCR1 CCIFG1, TB0CCR2 CCIFG2, TB0IFG (TB0IV)	Maskable	FFF6h	.int42
Timer1_B3	TB1CCR0 CCIFG0	Maskable	FFF4h	.int41
Timer1_B3	TB1CCR1 CCIFG1, TB1CCR2 CCIFG2, TB1IFG (TB1IV)	Maskable	FFF2h	.int40
Timer2_B3	TB2CCR0 CCIFG0	Maskable	FFF0h	.int39
Timer2_B3	TB2CCR1 CCIFG1, TB2CCR2 CCIFG2, TB2IFG (TB2IV)	Maskable	FFEEh	.int38
Timer3_B7	TB3CCR0 CCIFG0	Maskable	FFECh	.int37
Timer3_B7	TB3CCR1 CCIFG1, TB3CCR2 CCIFG2, TB3CCR3 CCIFG3, TB3CCR4 CCIFG4, TB3CCR5 CCIFG5, TB3CCR6 CCIFG6, TB3IFG (TB3IV)	Maskable	FFEAh	.int36
RTC counter	RTCIFG	Maskable	FFE8h	.int35
Watchdog interval	WDTIFG	Maskable	FFE6h	.int34

eUSCI_A0 (receive or transmit)	UCTXCPTIFG, UCSTTIFG, UCRXIFG, UCTXIFG (UART mode) UCRXIFG, UCTXIFG (SPI mode) (UCA0IV))	Maskable	FFE4h	.int33
eUSCI_A1 (receive or transmit)	UCTXCPTIFG, UCSTTIFG, UCRXIFG, UCTXIFG (UART mode) UCRXIFG, UCTXIFG (SPI mode) (UCA0IV)	Maskable	FFE2h	.int32
eUSCI_B0 (receive or transmit)	UCB0RXIFG, UCB0TXIFG (SPI mode) UCALIFG, UCNACKIFG, UCSTTIFG, UCSTPIFG, UCRXIFG0, UCTXIFG0, UCRXIFG1, UCTXIFG1, UCRXIFG2, UCTXIFG2, UCRXIFG3, UCTXIFG3, UCCNTIFG, UCBIT9IFG,UCCLTOIFG(I ² C mode) (UCB0IV)	Maskable	FFE0h	.int31
eUSCI_B1 (receive or transmit)	UCB1RXIFG, UCB1TXIFG (SPI mode) UCALIFG, UCNACKIFG, UCSTTIFG, UCSTPIFG, UCRXIFGO, UCTXIFGO, UCRXIFG1, UCTXIFG1, UCRXIFG2, UCTXIFG2, UCRXIFG3, UCTXIFG3, UCCNTIFG, UCBIT9IFG,UCCLTOIFG(I ² C mode) (UCB0IV)	Maskable	FFDEh	.int30
ADC	ADCIFG0, ADCINIFG, ADCLOIFG, ADCHIIFG, ADCTOVIFG, ADCOVIFG (ADCIV)	Maskable	FFDCh	.int29
eCOMP0_eCOMP1	CPIIFG, CPIFG (CP1IV, CP0IV)	Maskable	FFDAh	.int28
SAC0_SAC2	SAC2DACSTS DACIFG (SAC2IV) SAC0DACSTS DACIFG, SAC0IV)	Maskable	FFD8h	.int27
SAC1_SAC3	SAC3DACSTS DACIFG (SAC3IV) SAC1DACSTS DACIFG, SAC1IV)	Maskable	FFD6h	.int26
P1	P1IFG.0 to P1IFG.7 (P1IV)	Maskable	FFD4h	.int25
P2	P2IFG.0 to P2IFG.7 (P2IV)	Maskable	FFD2h	.int24
P3	P3IFG.0 to P3IFG.7 (P3IV)	Maskable	FFD0h	.int23
P4	P4IFG.0 to P4IFG.7 (P4IV)	Maskable	FFCEh	.int22

INTERRUPT SOURCE	INTERRUPT FLAG	INTERRUPT TYPE	VECTOR ADDRESS	CCS SECTION
System Reset	SVSHIFG, PMMRSTIFG, WDTIFG, PMMPORIFG, PMMBORIFG, SYSRSTIV, FLLULPUC	Reset	FFFEh	reset
System NMI	VMAIFG, JMBINIFG, JMBOUTIFG, CBDIFG, UBDIFG	Non-Maskable	FFFCh	.int45
User NMI	NMIIFG, OFIFG	Non-Maskable	FFFAh	.int44
Timer0_B3	TB0CCR0 CCIFG0	Maskable	FFF8h	.int43
Timer0_B3	TB0CCR1 CCIFG1, TB0CCR2 CCIFG2, TB0IFG (TB0IV)	Maskable	FFF6h	.int42
Timer1_B3	TB1CCR0 CCIFG0	Maskable	FFF4h	.int41
Timer1	TB1CCR1 CCIFG1, TB1CCR2 CCIFG2, TB1IFG (TB1IV)	Maskable	FFF2h	.int40
	TB2CCR0 CCIFG0	Maskable	FFF0h	.int39
Vectors are	TB2CCR1 CCIFG1, TB2CCR2 CCIFG2, TB2IFG (TB2IV)	Maskable	FFEEh	.int38
shared	TB3CCR0 CCIFG0	Maskable	FFECh	.int37
across multiple	TB3CCR1 CCIFG1, TB3CCR2 CCIFG2, TB3CCR3 CCIFG3, TB3CCR4 CCIFG4, TB3CCR5 CCIFG5, TB3CCR6 CCIFG6, TB3IFG (TB3IV)	Maskable	FFEAh	.int36
peripherals.	RTCIFG	Maskable	FFE8h	.int35
al	WDTIFG	Maskable	FFE6h	.int34

INTERRUPT SOURCE	INTERRUPT FLAG	INTERRUPT TYPE		VECTOR ADDRESS	CCS SECTION	
System Reset	SVSHIFG, PMMRSTIFG, WDTIFG, PMMPORIFG, PMMBORIFG, SYSRSTIV, FLLULPUC	Reset	Т	he flag	name	
System NMI	VMAIFG, JMBINIFG, JMBOUTIFG, CBDIFG, UBDIFG	Non-Mas		respon		
User NMI	NMIIFG, OFIFG	Non-Mas	COI	•		
Timer0_B3	TB0CCR0 CCIFG0	Mas		MSP4	430	
Timer0_B3	TB0CCR1 CCIFG1, TB0CCR2 CCIFG2, TB0IFG (TB0IV)	770		datash	neet.	
Timer1_B3	TB1CCR0 CCIFG0	Maskable	e	FFF4h	.int41	
Timer1_B3	TB1CCR1 CCIFG1, TB1CCR2 CCIFG2, TB1IFG (TB1IV)	Maskable	е	FFF2h	.int40	
Timer2_B3	TB2CCR0 CCIFG0	Maskable	е	FFF0h	.int39	
Timer2_B3	TB2CCR1 CCIFG1, TB2CCR2 CCIFG2, TB2IFG (TB2IV)	Maskable	е	FFEEh	.int38	
Timer3_B7	TB3CCR0 CCIFG0	Maskable	е	FFECh	.int37	
Timer3_B7	TB3CCR1 CCIFG1, TB3CCR2 CCIFG2, TB3CCR3 CCIFG3, TB3CCR4 CCIFG4, TB3CCR5 CCIFG5, TB3CCR6 CCIFG6, TB3IFG (TB3IV)	Maskable	е	FFEAh	.int36	
RTC counter	RTCIFG	Maskable		FFE8h	.int35	
Watchdog interval	WDTIFG	Maskable	е	FFE6h	.int34	_


INTERRUPT SOURCE	INTERRUPT FLAG	INTERRUPT TYPE			
System Reset	SVSHIFG, PMMRSTIFG, WDTIFG, PMMPORIFG, PMMBORIFG, SYSRSTIV, FLLULPUC	Reset FFFEh		reset	
System NMI	VMAIFG, JMBINIFG, JMBOUTIFG, CBDIFG, UBDIFG	Non-Maskable	FFFCh	.int45	
User NMI	NMIIFG, OFIFG	Non-Maskable	FFFAh	.int44	
Timer0_B3	TB0CCR0 CCIFG0	Maskable	FFF8h	.int43	
Timer0_B3	TB0CCR1 CCIFG1, TB0CCR2 CCIFG2, TB0IFG (TB0IV)	Maskable	Maskable FFF6h		
Timer1_B3	TB1CCR0 CCIFG0	Maskable	Maskable FFF4h		
Timer1_B3	TB1CCR1 CCIFG1, TB1CCR2 CCIFG2, TB1IFG (TB1IV)	Maskable			
Timer2_B3	TB2CCR0 CCIFG0	Mack	For ev	ery	
Timer2_B3	TB2CCR1 CCIFG1, TB2CCR2 CCIFG2, TB2IFG (TB2IV)	IV	eripher		
Timer3_B7	TB3CCR0 CCIFG0	Mask no	eed to l	оок ир	
Timer3_B7	TB3CCR1 CCIFG1, TB3CCR2 CCIFG2, TB3CCR3 CCIFG3, TB3CCR4 CCIFG4, TB3CCR5 CCIFG5, TB3CCR6 CCIFG6, TB3IFG (TB3IV)	Mask the	the configuration register/bit		
RTC counter	RTCIFG	Maska	nam	es	
Watchdog interval	WDTIFG	Maskable	FFE6n	.int34	

INTERRUPT SOURCE	INTERRU	JPT FLAG	INTERRUPT TYPE	VECTOR ADDRES	CCS SECTION
System Reset	PMMPORIFG, PMM	RSTIFG, WDTIFG, BORIFG, SYSRSTIV, LPUC	Reset	FFFEh	.reset
System NMI		FG, JMBOUTIFG, , UBDIFG	Non-Maskable	FFFCh	.int45
User NMI	NMIIFG	, OFIFG	Non-Maskable	FFFAh	.int44
Timer0_B3	TB0CCR	0 CCIFG0	Maskable	FFF8h	.int43
Timer0_B3		1 CCIFG1, 2, TB0IFG (TB0IV)	Maskable	FFF6h	.int42
Timer1_B3	TB1CCR	0 CCIFG0	Maskable	FFF4h	.int41
Timer1_B3		TB1CCR2 CCIFG2, (TB1IV)	Maskable	FFF2b	.int40
Timer2_B3	TB2CCR	0 CCIFG0	Maskable	FFF0h	.int39
Timer2_B3	TB2CCR1 CCIFG1, TB2IFC	TB2CCR2 CCIEG2 These are	e the	FFEEh	.int38
Timer3_B7	TB3CCF			FFECh	.int37
Timer3_B7	TB3CCR1 CCIFG1 TB3CCR3 CCIFG3 TB3CCR5 CCIFG5 TB3IF(section names we use when initializing		FFEAh	.int36
RTC counter	RT	the vector table.		FFE8h	.int35
Watchdog interval	WD	TIFG	Maskable	FFE6h	.int34

EMBEDDED SYSTEMS DESIGN

CHAPTER 11: INTRODUCTION TO INTERRUPTS

11.1.8 **MSP430FR2355** INTERRUPTS






www.youtube.com/c/DigitalLogicProgramming LaMeres



EMBEDDED SYSTEMS DESIGN


CHAPTER 11: INTRODUCTION TO INTERRUPTS

11.2 MSP430FR2355 PORT INTERRUPTS - OVERVIEW







- Ports 1→4:
 - Trigger an interrupt when configured as an input and there's a transition on its pin.
 - Each bit on within each port all share the port's vector.
 - Developer must determine which bit triggered the interrupt manually and which part of the associated ISR to execute to service that bit.




- Port Px Interrupt Enable (PxIE) –
 local enable for the port interrupts.
 - PxIE = 0 interrupt disabled
 - PxIE = 1 interrupt enabled
- PxIE is cleared on reset, disabling all port interrupts.
- Since port interrupts are maskable, the global interrupt for all bits is the GIE in the status register.



- Port Px Interrupt Flag (PxIFG) flags for the port interrupts.
 - PxIFG = 0 flag unasserted
 - PxIE = 1 flag asserted
- PxIFG = 0 upon reset.
- Once a port IRQ is serviced, the bit's flag needs to be cleared in PxIFG by the developer.





- Port Px Interrupt Vector Word
 (PxIV) used to indicate the priority
 when simultaneous port IRQs have
 occurred.
- PxIV is loaded with a unique number corresponding to the bit that just triggered an IRQ w/ automatic priority.
- The values it takes on represent which of the 8 inputs is pending with the highest priority: bit0 = 02h, bit1 = 04h, bit2 = 06h, bit3 = 08h, bit4 = 0Ah, bit5 = 0Ch, bit6 = 0Eh, and bit7 = 10h.




- Port Px Interrupt Vector Word (PxIV) cont...
- This register is read-only; however, any access to PxIV (either read or write) will clear port interrupt flag in PxIFG corresponding to the highest priority being displayed in PxIV.
- Once the highest priority flag is cleared, it's expected that the ISR will
 complete and the next highest priority flag will trigger and the next
 highest priority bit will be serviced within the same vector address.
- Note that using this prioritization feature is optional and the developer can simply use PxIFG to determine which port bit has triggered the interrupt and which one to service first.

- Port Px Interrupt Edge (PxIES) –
 ability to select which transition
 polarity triggers the interrupt.
 - PxIES = 0 triggers on a lowto-high transition of the pin
 - PxIE = 1 triggers on a highto-low transition of the pin








EMBEDDED SYSTEMS DESIGN

CHAPTER 11: INTRODUCTION TO INTERRUPTS

11.2 MSP430FR2355 PORT INTERRUPTS OVERVIEW






www.youtube.com/c/DigitalLogicProgramming LaMeres



EMBEDDED SYSTEMS DESIGN

CHAPTER 11: INTRODUCTION TO INTERRUPTS


11.2 MSP430FR2355 PORT INTERRUPTS - READING S1 EXAMPLE






11.2 Configuring S1 to Toggle LED when Pressed

S1 is connected to port 4 bit 1.
 While the logic level of S1 can be observed on P4IN.1, when using an interrupt, we don't have to look at this bit. We instead allow a transition to assert an interrupt flag and have the CPU execute an ISR accordingly.




11.2 Configuring S1 to Toggle LED when Pressed

 S1 is an SPST switch that is connected to ground. This means we need a pull-up resistor on the MCU to provide the logic HIGH state when S1 is not pressed.



11.2 Configuring S1 to Toggle LED when Pressed

 If we want the IRQ to trigger immediately upon a button press, then we need to configure the interrupt edge sensitivity (P4IES.1) to be high-to-low. When S1 is not pressed, P4.1 is at a logic high. When the button is pressed, P4.1 goes to a logic low. If we leave the P4IES.1 sensitivity at its default value of low-to-high sensitivity, the interrupt will only trigger once S1 is released.




11.2 Initialization Sequence

- 1. Configure Peripheral:
 - Initialize the port direction (PxDIR)
 - Initialize pull-up/down resistor (PxREN)
 - Initialize pull-up/down resistor polarity (PxOUT)
 - Initialize port interrupt edge select (PxIES).
- Clear LOCKLPM5 bit.
- 3. Enable the Interrupt
 - Clear the port interrupt flags (PxIFG).
 - Assert the local port interrupt enable (PxIE).
 - Assert the global enable for maskable interrupts (GIE bit in SR).

11.2 Configuring S1 to Toggle LED when Pressed

 Since we are only using one bit within P4 to trigger an IRQ, we don't need to use the P4IV register to determine the highest priority bit that caused the IRQ. We will simply use the P4IFG register knowing that we only care about bit1.



11.2 Creating the Interrupt Service Routine

- Our ISR will simply toggle LED1.
- Key things to remember
 - start the ISR with an address label (used when initializing the vector table)
 - clear the IRQ flag (P4IFG.1).
 - return with RETI

```
; Interrupt Service Routines
;
ISR_S1:
    xor.b #BIT0, &P10UT
    bic.b #BIT1, &P4IFG
    reti
```

The ISR toggles LED1 and clears the P4IFG.1 flag. The ISR needs an address label to mark its starting address. The ISR needs to end with reti to return to the main program.

11.2 INITIALIZING THE VECTOR TABLE

 The port 4 interrupt vector address is FFCEh. This has a CCS section name of .int22. This is the name we will use when we initialize the vector address using assembler directives.

	, ,			
P1	P1IFG.0 to P1IFG.7 (P1IV)	Maskable	FFD4h	.int25
P2	P2IFG.0 to P2IFG.7 (P2IV)	Maskable	FFD2h	.int24
<u> </u>	POLEO A (POLEO 7 (POLY)	• • • • • • •	FFDAI	
	, ,			
P4	P4IFG.0 to P4IFG.7 (P4IV)	Maskable	FFCEh	.int22

EXAMPLE: USING A PORT INTERRUPT ON S1 TO TOGGLE LED1

Step 1: Create a new Empty Assembly-only CCS project titled:

Asm_IRQs_Port4_S1

Step 2: Type in the following code into the main.asm file where the comments say "Main loop here."



EXAMPLE: USING A PORT INTERRUPT ON S1 TO TOGGLE LED1

```
init:
                                                                        (P1DIR.0=1)
                                      Setup LED1 to be an output:
              #BITO, &P1DIR
      bis.b
                                      Put LED1's initial value at zero:
                                                                        (P10UT.0=0).
      bic.b
              #BIT0, &P10UT
                                       Setup S1 as a port interrupt:
      bic.b
              #BIT1, &P4DIR
                                        - Set Port Direction to Input
                                                                           (P4DIR.1=0)
      bis.b
              #BIT1, &P4REN
                                        - Enable Pull-Up/Down Resistor
                                                                           (P4REN.1=1)
                                        - Configure Resistor as Pull-Up
      bis.b
              #BIT1, &P40UT
                                                                           (P40UT.1=1)
                                        - Set IRQ Sensitivity to High-to-Low (P4IES 1=1)
      bis.b
              #BIT1, &P4IES
                                        - Clear LOCKLMP5 Bit
      bic.b
              #LOCKLPM5, &PM5CTL0
                                        - Clear Interrupt Flag
                                                                           (P4IFG.1=0)
      bic.b
              #BIT1, &P4IFG
                                        - Assert Local Enable
                                                                           (P4IE.1=1)
      bis.b
              #BIT1, &P4IE
                                        - Assert Global Enable
                                                                           (GIE=1)
      bis.w
              #GIE, SR
main:
                                       The main program doesn't do
      jmp
               main
                                      anything but loop forever.
  Interrupt Service Routines
                                       The ISR toggles LED1 and clears the P4IFG.1
ISR S1:
                                       flag. The ISR needs an address label to mark its
              #BITO, &P10UT
      xor.b
                                       starting address. The ISR needs to end with
              #BIT1, &P4IFG
      bic.b
                                       reti to return to the main program.
      reti
```

EXAMPLE: Using a Port Interrupt on S1 to Toggle LED1

```
.sect ".reset"
.short RESET


.sect ".int22"
.short ISR_S1
```

We initialize the vector table for Port4 using the CCS section name found in the linker file. We insert the starting address of the ISR using its address label (ISR S1).

EXAMPLE: USING A PORT INTERRUPT ON S1 TO TOGGLE LED1

Step 3: Debug your program

Step 4: Run your program. You will see LED1 toggle anytime S1 is pressed.



Did it work? Did you see LED1 toggle every time S1 was pressed? Notice that we didn't need to insert delay in the program like we did in polling because the IRQ only triggered on a high-to-low transition and not on the value of S1.



Ex: Observing Low-to-High Port IRQ Sensitivity on S1

Step 1: Create a new Empty Assembly-only CCS project titled:


Asm_IRQs_Port4_S1n

Step 2: Copy your code from your last program "Asm_IRQs_Port4_S1" into your new project.

Step 3: Save and debug your program to verify it still works as in the last example.



Ex: Observing Low-to-High Port IRQ Sensitivity on S1



Step 4: Change your setting for your P4IES.1 to a zero.

Step 5: Save and debug your program. Run it and observe the new functionality.

Did it work? Did you see LED1 toggle every time S1 was released? Notice that you can press and hold S1 as long as you want and it won't toggle LED1. It only happens when it is released

Which transition do you think is more responsive to the user, a high-to-low or low-to-high?

EX: OBSERVING THE IMPACT OF NOT CLEARING THE IRQ FLAG

Step 1: Open your last example project:


Asm_IRQs_Port4_S1n

Step 2: In your ISR, comment out the instruction that clears the P4IFG.1 flag.

Step 3: Save and debug your program. Set a breakpoint at the first instruction in your ISR. Run your program.




EX: OBSERVING THE IMPACT OF NOT CLEARING THE IRQ FLAG



Step 4: Now press and release S1. Your program will run to the breakpoint in your ISR and pause.

Step 5: Now step your program. You will see that the ISR continually triggers and you can never get out of it.




Do you see the problem? Not remembering to clear the flag in the ISR is one of the most common mistakes developers make when using IRQs. They are very hard to debug without setting breakpoints in the ISR.

EMBEDDED SYSTEMS DESIGN

CHAPTER 11: INTRODUCTION TO INTERRUPTS

11.2 MSP430FR2355 PORT INTERRUPTS - READING S1 EXAMPLE





www.youtube.com/c/DigitalLogicProgramming LaMeres

