Digital System Design Lab01



Spring 2025

Submitted by: Mohsin Sajjad

Registration No: 22pwsce2149

Class Section: A

"On my honor, as student of University of Engineering and Technology, I have neither given nor received unauthorized assistance on this academic work."

Mohan Sayad

Student Signature:

Submitted to:

Engr. Faheem Jan

Month Day, Year (16 02, 2025)

Department of Computer Systems Engineering
University of Engineering and Technology, Peshawar

LAB No 1 INTRODUCTION TO MODELSIM AND GATE LEVEL MODELING

Objectives:

Introduction to MODELSIM

Software used:

MODELSIM

MODELSIM:

MODELSIM is a simulator which can be used for the simulations of both VHDL and Verilog HDL. It has the following interface.

TASKS:

1. Implement a buffer at the gate level.

CODE:

```
module buffer(I,0);
input I;
output 0;
buf b(0,I);
endmodule

module buffer_tb();
reg I;
wire 0;
buffer inst(I,0);
initial begin //for multiple lines
I=0;
#20 $display("I = %b",I,"0 = %b",0);

I=1;
#20 $display("I = %b",I,"0 = %b",0);
end
endmodule
```

Truth table:

```
VSIM 4> run
# I = 00 = 0
# I = 10 = 1
```



2. Implement an inverter at the gate level.

Code:

```
Ln#
1 ♣ ☐ module invertor(I,0);
     input I;
2
      output 0;
3
 4
     not a(0, I);
 5
     endmodule
 6
   module invertor_dut();
8
     reg I;
9
     wire 0;
10
     invertor b(I,0);
11
     initial
12 🛱 begin
13
     I=0;
14
      #20 $display("I=\b",I,"0=\b",0);
     I=1;
15
16
     #20 $display("I=%b", I, "0=%b", 0);
     end
17
18 endmodule
```

Truth Table:

```
VSIM 14> run
# I=00=1
# I=10=0
```

Wave output:



3. Implement an OR gate using a NAND gates.

Code:

```
module orgate (A, B, O);
  input A, B;
  output 0;
  wire nandoutl, nandout2;
 nand nl (nandoutl, A);
 nand n2 (nandout2, B);
 nand n3(0, nandout1, nandout2);
 endmodule
module or_gate();
  reg A, B;
  wire 0;
  orgate x(A, B, O);
initial begin
     A = 0; B = 0;
     #20 $display("A = %b, B = %b, O = %b", A, B, O);
     A = 0; B = 1;
     #20 $display("A = %b, B = %b, O = %b", A, B, O);
     A = 1; B = 0;
     #20 $display("A = %b, B = %b, O = %b", A, B, O);
     A = 1; B = 1;
      #20 $display("A = %b, B = %b, O = %b", A, B, O);
  end
  endmodule
```

```
VSIM 23> run

# A = 0, B = 0, O = 0

# A = 0, B = 1, O = 1

# A = 1, B = 0, O = 1

# A = 1, B = 1, O = 1
```



4. Implement the following equation where z is output and x1, x2, x3, x4, and x5 are inputs of the circuit.

```
z = (y1 + y2)'

y1 = x1.x2

y2 = (x3.x4.x5)
```

```
module equ(Z,x1,x2,x3,x4,x5);
 input x1, x2, x3, x4, x5;
 output Z;
 wire yl;
 wire y2;
 and nl(yl,xl,x2);
 and n2(y2,x3,x4,x5);
 nor n3(Z,y1,y2);
 endmodule
module equ_tb();
 reg x1, x2, x3, x4, x5;
 wire Z:
 equ ins(Z,x1,x2,x3,x4,x5);
initial begin
 x1=0:
 x2=0;
 x3=0:
 x4=0;
 x5=0:
 #20 &display("x1 = %b",x1, "x2 = %b",x2,"x3 = %b",x3,"x4 = %b",x4,"x5 = %b",x5,"Z = %b",Z);
 x1=0;
 x2=0;
 x3=0;
 x4=0:
 #20 &display("xl = %b",xl, "x2 = %b",x2,"x3 = %b",x3,"x4 = %b",x4,"x5 = %b",x5,"Z = %b",Z);
 x1=0;
 x2=0;
 x3=0;
 x4=1;
 x5=0;
 #20 @display("x1 = %b",x1, "x2 = %b",x2,"x3 = %b",x3,"x4 = %b",x4,"x5 = %b",x5,"Z = %b",Z);
```

Truth Table:


```
add wave -position insertpoint sim:/equ_tb/*
VSIM 19> run

# x1 = 0x2 = 0x3 = 0x4 = 0x5 = 0Z = 1


# x1 = 0x2 = 0x3 = 0x4 = 0x5 = 1Z = 1


# x1 = 0x2 = 0x3 = 0x4 = 1x5 = 0Z = 1

# x1 = 0x2 = 0x3 = 0x4 = 1x5 = 1Z = 1
```



5.





```
module logic_circuit(output Y, input A, B, C);
     wire A_not, X1, X2, X2_not, Y1, Y2, Y1_not;
     // Inverters
     not n1 (A not, A);
     not n2(X1_not, X1);
     // AND Gates
     mand a2(X1,B, C);
     and a3(X2, X1, B);
     and al (Y1, A_not, X2);
     // XOR Gate
     xor x1 (Y2, X2, X1 not);
     // Inverter for Y1
     not n3(Yl_not, Yl);
     // OR Gate
     or o1(Y, Y1_not, Y2);
 endmodule
module logic circuit tb();
    reg A, B, C;
     wire Y;
     logic_circuit uut(Y, A, B, C);
   initial begin
         // Display header
         #display("A B C | Y");
         #display("-----
         // Test all possible input combinations
         A = 0; B = 0; C = 0; #10; sdisplay("%b %b %b | %b", A, B, C, Y);
         A = 0; B = 0; C = 1; #10; #display("%b %b %b | %b", A, B, C, Y);
         A = 0; B = 1; C = 0; #10; Gdisplay("Ab &b &b | &b", A, B, C, Y);
          A = 0; B = 1; C = 0; #10; $\text{qlsptay("$D $D $D } | $D", A, B, C, I); A = 0; B = 1; C = 1; #10; $\text{display("$b $b $b } | $b", A, B, C, Y);
          A = 1; B = 0; C = 0; #10; $display("%b %b %b | %b", A, B, C, Y);
          A = 1; B = 0; C = 1; #10; $display("%b %b %b | %b", A, B, C, Y);
          A = 1; B = 1; C = 0; #10; $display("%b %b %b | %b", A, B, C, Y);
          A = 1; B = 1; C = 1; #10; $display("%b %b %b | %b", A, B, C, Y);
          $stop;
      end
 endmodule
```

Truth table:

```
VSIM 27> run

# A B C | Y

# -----

# 0 0 0 | 1

# 0 0 1 | 1

# 0 1 0 | 1

# 0 1 1 | 1

# 1 0 0 | 1

# 1 1 0 | 1

# 1 1 1 | 1

# 1 1 1 | 1

# ** Note: $stop : D:/Semes

# Time: 80 ns Iteration: 0
```

