Lab 6
Implementation of a 8 bit Ring Counter



Spring 2025

Submitted by: Mohsin Sajjad

Registration No: 22pwsce2149

Class Section: A

"On my honor, as student of University of Engineering and Technology, I have neither given nor received unauthorized assistance on this academic work."

Mohsun Sayad Student Signature:

Submitted to:

Engr. Faheem Jan

Month Day, Year (23 03, 2025)

Department of Computer Systems Engineering
University of Engineering and Technology, Peshawar

Objective:

- To become familiarized with behavior level modeling
- To be able to implement sequential circuits using Verilog
- To Implement an 8 Bit Ring Counter on Spartan 6 FPGA starter kit.

Lab Task:

1-Implement 4 bit Ring Counter

CODE:

```
Design
 Wew: 

Implementa 

Implementa
                                                                                                                                    14 // Dependencies:
                                                                                                                                    15 //
          Hierarchy
 6
                                                                                                                                    16 // Revision:
                - e lab05
                                                                                                                                                 // Revision 0.01 - File Created
 17

    □ xc6slx9-2csg324

                                                                                                                                   18 // Additional Comments:
 00
                      RingCounter_4bit (task
                                                                                                                                    19
                                            BCDa.ucf
                                                                                                                                                 20
 4
                                                                                                                                    22 module RingCounter 4bit(CLK, RST, COUNT);
  a
                                                                                                                                    23
                                                                                                               24
  24
                                                                                                                                                               input CLK, RST;
                                                                                                                                                             output [3:0] COUNT;
                                                                                                                                    25
   ×
                                                                                                                                    26
                                                                                                                54
                                                                                                                                                             reg [3:0] COUNT;
               No Processes Running
                                                                                                                                    27
                                                                                                                                    28
 TO
            Processes: RingCounter 4bit
                                                                                                                                                              always @(posedge CLK or posedge RST)
                                                                                                                                    29
                                                                                                                                                                         if (RST)
  캝
                                                  Create Timing C...
                                                                                                                                    30
                                                                                                                                                                                    COUNT <= 4'b1000;
                                                  I/O Pin Planning ...
                                                                                                                                    31
 TE
                                                 I/O Pin Planning ...
                                                                                                                                    32
                                                                                                                                                                         else
                                                 Floorplan Area/I...
                                                                                                                                   33
                                                                                                                                                                                    begin
               Synthesize - XST
                                                                                                                                  34
                                                                                                                                                                                                 COUNT <= COUNT << 1;
              Implement Design
                                                                                                                                                                                                COUNT [0] <= COUNT[3];
                                                                                                                                   35
                                                                                                                                    36
                                        Configure Target Dev...
                                                                                                                                    37 endmodule
```

UCF file:

```
LOC - M18 | IOSTANDARD - LVCMOS33 | DRIVE - 8 | SLEW - FAST | FULLUP; #SW1

LOC - L18 | IOSTANDARD - LVCMOS33 | DRIVE - 8 | SLEW - FAST | FULLUP; #SW2
        HET "RET"
        # NET "SUM(3)"
 98
        # MET "SUM[3]"
                                    LOC - M14
                                                 IOSTANDARD - LVCMOSSS | DRIVE - 8 | SLEW - FAST | FULLUP: #SWS
 99
100
        #HET "SUM(1)"
                                   LOC - 117.
                                              | IOSTANDARD = LVCMOSSS | DRIVE = 0 | SLEW = FAST | PULLUP; #SW4
        #MET "SUM[0]"
                                   LOC = HI7
                                               | IOSTANDARD = LVCMOS33 | DRIVE = 8 | SLEW = FAST | PULLUP; #SWB
        NET SCLES
                                   LOC = KIS
                                              | IOSTANDARD = LVCMOS33 | DRIVE = E | SLEW = FAST | PULLUP: #SW6
   104
105
    #NET "Cout"
#NET "Sum[1]"
                                     LOC = P16
                                                 | IOSTANDARD = LVCHOSSS | DRIVE = 8 | SLEW = FAST :
| IOSTANDARD = LVCHOSSS | DRIVE = 8 | SLEW = FAST :
108
        #HET "Sum[2]"
                                     DOC - NIS
                                                 | IOSTANDARD - LVCNOS33 | DRIVE - 0 | SLEW - FAST :
109
       # NET "Cout"
                                     toc - mie
                                                 | IOSTANDARD - LVCHOSSS | DRIVE - 8 | SLEW - FAST |
110
                                                | IOSTANDARD - LVCMOSSS | DRIVE - 8 | SLEW - FAST ;
| IOSTANDARD - LVCMOSSS | DRIVE - 8 | SLEW - FAST ;
        NET "COUNT[3]"
                                    LOC - 017
                                    Loc - Ula
        HET "COUNT[2]"
112
                                                | IOSTANDARD = LVCHOSSS | DRIVE = 8 | SLEW = FAST ;
                                    LOC = 717
113
        NET "COUNTION"
                                    LOC - TIS
                                                | IOSTANDARD = LVCMOS33 | DRIVE = 8 | SLEW = FAST ;
114
115
```

OUTPUT:





Conclusion:

This **4-bit Ring Counter** shifts a single '1' through its four-bit register on each clock pulse. When **reset (RST) is high**, it initializes to 1000. On every **clock (CLK) pulse**, the bits shift left, and the leftmost bit wraps around to the rightmost position, creating a continuous rotating pattern. It is commonly used in **state machines** and **cyclic counting applications** in digital systems.

TASK 02:

Implement 8-bit Ring Counter **CODE:**



Ucf file:

```
LOC - MIS | IOSTANDARD - LVCMOS33 | DRIVE - S | SLEW - FAST | PULLUF; #SW1
LOC - LIS | IOSTANDARD - LVCMOS33 | DRIVE - S | SLEW - FAST | PULLUF;
         # HET "SUMMAIN
                                                    | IOSTANDARD = LVCHOS33 | DRIVE = 8 | SLEW = FAST | PULLUP; #SW2
| IOSTANDARD = LVCHOS33 | DRIVE = 8 | SLEW = FAST | PULLUP; #SW3
         # HET "SUM[2]"
                                       LOC * HIS
 99
                                                   | IOSTANDARD - LVCMOSSS | DRIVE - 0 | SLEW - FAST | FULLDE: #5W4
| IOSTANDARD - LVCMOSSS | DRIVE - 0 | SLEW - FAST | FULLDE: #5W5
        #NET "5UM[1]"
                                      LOC - 117
100
         SHET "SUM(0)"
101
        MET "CLE"
                                                  | IOSTANDARD = LVCMOS33 | DRIVE = 8 | SLEW = FAST | FULLUP; #SW6
103
    104
105
     LOC = P15 | IOSTANDARD = LVCMOSSS | DRIVE = 8 | SLEW = FAST ; #D1
LOC = P16 | IOSTANDARD = LVCMOSSS | DRIVE = 8 | SLEW = FAST ; #D2
LOC = N15 | IOSTANDARD = LVCMOSSS | DRIVE = 8 | SLEW = FAST ; #D3
        NET "COUNTY"!"
107
108
         NET *COUNTIES:*
109
                                        LOC = N16
                                                   | IOSTANDARD = LVCMOS33 | DRIVE = 8 | SLEW = FAST ; | IOSTANDARD = LVCMOS33 | DRIVE = 8 | SLEW = FAST ; | #DS | IOSTANDARD = LVCMOS33 | DRIVE = 8 | SLEW = FAST ; | #D6
        NET "COUNT(4)"
        NET "CODNIT(3)"
111
         NET *COUNTING *
                                        roc = mis
112
                                                      | IOSTANDARD - LVCHOS38 | DRIVE - 8 | SLEW - FAST |
113
        NET "COUNTINI"
                                        LOC - T18
                                                     | IOSTANDARD = LVCMOS33 | DRIVE = S | SLEW = FAST ;
115
    11€
```

OUTPUT:






Conclusion:

This 8-bit Ring Counter continuously shifts a single '1' through its 8-bit register on each clock cycle. When reset (RST) is high, it initializes to 10000000. On every clock (CLK) pulse, the bits shift left, and the leftmost bit wraps around to the rightmost position, creating a cyclic shifting pattern. This type of counter is useful in sequential circuits, state machines, and LED chasers.

TASK 03:

For 4 bit Ring counter display the count in the seven segment display.

CODE:




UCF file:

Output:

```
#NET "A[3]"
                            100 - 017
                                      | IOSTANDARD - LYCMOS33 | DRIVE - 0 | SLEW - FAST | PULLUP; #DF 0 | IOSTANDARD - LYCMOS33 | DRIVE - 0 | SLEW - FAST | PULLUP; #DF 7
85
       FRET "A[2]"
                            LOC - C16
       FIRST "A(1)"
                                       | IOSTANDARD - LVCMOSSS | DRIVE - 8 | SLEW - FAST | FULLUP:
87
                            LOC - D17
                                                                                      WDF 6
       ##HET "A101"
                                       | IOSTANDARD = LVCMOSSS | DRIVE = 0 | SLEW = FAST | PULLUP:
                            LOC - Die
                                                                                      4DP 5
88
                                       | IOSTANDARD = LVCMOS33 | DRIVE = E | SLEW = FAST | PULLUP: #DF 4
       #NET *B[3]
                            LOC = E19
89
       #MET "B[2]"
                            LOC - E16
                                       IOSTANDARD - LVCM0533 | DRIVE - 8 | SLEW - FAST | FULLUP; #DF 3
 90
       NET PESTS
                          LOC - F18
                                     | IOSTANDARD - LVCMOS33 | DRIVE - 8 | SLEW - FAST | FULLUP: #DF 2
                            100 - F17
       WHET "BIGH"
                                       | IOSTANDARD - LVCMOSSS | DRIVE - S | SLEW - FAST | FULLUF; #DF 1
 92
 93
   94
 95
    # NET "clk"
#NET "Switch[4]"
                                       97
                            LOC - MIS
                                 LOC - Lie
98
       #MET "Switch[3]"
                                            | IOSTANDARD = LVCMOS33 | DRIVE = 8 | SLEW = FAST | PULLUP: #5W3
                                 LOC = M16
99
       FHET "Switch(2)"
                                 LOC = 117
                                            | TOSTANDARD = LVCMOS33 | DRIVE = 8 | SLEW = FAST | PULLUP: #SW4
100
                                            | IOSTANDARD = LVCMOS33 | DRIVE = 0 | SLEW = FAST | FULLUF; #SWS
       #MET "Switch[1]"
                                 LOC - KIT
101
       NET STREET
                            LOC - KIR
                                      | IOSTANDARD - LVCMOS33 | DRIVE - 8 | SLEW - FAST | FULLUP; #SWE
102
103
```

```
128 .......
129
                               LOC - AB
        NET "CUTI41"
                                             | IOSTANDARD = LVCMOS33 | DRIVE = 8
                                                                              I SLEW - FAST /
130
        NET "001[5]"
                               LOC - B4
                                            | IOSTANDARD - LVCHOS33 |
                                                                     DRIVE - 0
                                                                               | SLEN - FAST :
                                                                                                fb.
131
                               LOC = A4
                                              IOSTANDARD = LVCMOS33
                                                                                SLEW - FAST :
        NET "OUT(6)"
                                                                     DRIVE - 8
132
        NET "OUT[1]"
                                              IOSTANDARD = LVCMOS33 |
                                                                     DRIVE = 8
                               LOC = C4
133
                                                                                SLEW = FAST ;
                                                                                                #4
                               LOC - CS
                                            | IOSTANDARD - LVCMOSSS | DRIVE - 8 | SLEW - FAST |
134
                                                                                                te
        NET "OUT[9]"
                                            | IOSTANDARD - LVCHOSSS | DRIVE - 8 | SLEW - FAST ;
| IOSTANDARD - LVCHOSSS | DRIVE - 8 | SLEW - FAST ;
                               LOC - DE
                                                                                               12
135
136
137
        NET "CUT(3)"
                               LOC = A5
                                            | IOSTANDARD = LVCMOSSS | DRIVE = 8 | SLEW = FAST ;
                                                                                               #dot
138
                         LOC = 83
LOC = A2
LOC = 82
        MET "OUT[2]"
MET "OUT[3]"
                                       | IOSTANDARD = LVCMOS33 | DRIVE = 0 | SLEW = FAST ;
| IOSTANDARD = LVCMOS33 | DRIVE = 0 | SLEW = FAST ;
| IOSTANDARD = LVCMOS33 | DRIVE = 0 | SLEW = FAST ;
139
                                                                                         #Enables for Seven Segment
140
141
142
```

Output:







Conclusion:

This Verilog code implements a 4-bit Ring Counter and a BCD to 7-segment display decoder, then connects them in a top module.

1. Ring Counter Module

- It cycles a single '1' through four positions.
- On reset (RST), it starts at 0001.
- On each clock (CLK) pulse, the bits shift left, and the last bit moves to the first position.

2. BCD Decoder (BCDa) Module

- It converts a 4-bit binary count into an 11-bit output for display.
- Specific BCD values (0001, 0010, 0100, 1000) map to predefined outputs.

3. Top Module

- It connects the Ring Counter to the BCD Decoder.
- The counter generates a sequence, and the decoder outputs the corresponding display value.

This setup is useful for sequential circuits, display systems, and LED animations.