## **Lab 03**

# INTRODUCTION TO XILINX ISE, Spartan 6 BOARD AND IMPLEMENTATION OF RIPPLE CARRY ADDER AND FULL SUBTRACTOR



#### Spring 2025

Submitted by: Mohsin Sajjad

Registration No: 22pwsce2149

Class Section: A

"On my honor, as student of University of Engineering and Technology, I have neither given nor received unauthorized assistance on this academic work."

Mohsun Sayad
Student Signature:

Submitted to:

Engr. Faheem Jan

Month Day, Year (16 02, 2025)


Department of Computer Systems Engineering
University of Engineering and Technology, Peshawar

# **Objectives:**


- Introduction to FPGA
- Introuction Xilinx ISE

# LAB TASKS:

1-Implement buffer ON the Kit and attach the snapshot.



# **Output on Xilinx:**



2-Implement AND/OR/XOR gate on the Kit and attach the snapshot.

#### **And Gate:**

```
18 // Additional Comments:
19 //
20 //////////////////////////////
21 module andgate(A, B, O);
22 input A, B;
23 output O;
24 assign O = A & B;
25 endmodule
```

# **Output:**



## **OR Gate:**

# **Output:**




## **XOR Gate:**

# **Output:**



# 3-Impement OR gate using NAND gate

## **Output Xilinx:**



4- Implement Lab1 and Lab1 ON the Kit and attach snapshot.

**Equation:** 

```
module equ(Z,x1,x2,x3,x4,x5);
   input x1, x2, x3, x4, x5;
   output Z:
    wire yl;
   wire y2;
 6 and nl(y1,x1,x2);
   and n2(y2,x3,x4,x5);
   nor n3(Z,y1,y2);
   endmodule
10
11 module equ_tb();
12
   reg x1,x2,x3,x4,x5;
   wire Z:
13
14 equ ins(Z,x1,x2,x3,x4,x5):
15
   initial begin
16 x1=0;
17 x2=0;
18
   x3=0;
19 x4=0;
20 x5=0;
   $20 Sdisplay("x1 = %b",x1, "x2 = %b",x2,"x3 = %b",x3,"x4 = %b",x4,"x5 = %b",x5,"Z = %b",Z);
21
22
23 x1=0;
24 x2=0;
25 x3=0;
```

```
41
즲
     23
     24 x2=0;
     25 x3=0;
     26 ×4=0;
        x5=1;
     27
     28 #20 #display("x1 = %h",x1, "x2 = %h",x2,"x3 = %h",x3,"x4 = %h",x4,"x5 = %h",x5,"Z = %h",Z);
7
     30
        x1=0;
     31 ×2=0;
         x3=0;
     32
     33 x4=1;
     34 x5=0;
74
     35 #20 Cdisplay("x1 = %b",x1, "x2 = %b",x2,"x1 = %b",x3,"x4 = %b",x4,"x5 = %b",x5,"2 = %b",2);
     36
     37
        x1=0:
     38 x2=0;
         x3=0;
     40 x4=1;
     41
     42 $20 $display("x1 = %b",x1, "x2 = %b",x2,"x3 = %b",x3,"x4 = %b",x4,"x5 = %b",x5,"Z = %b",Z);
     43 end
         endmodule
     44
     45
```

#### Xilinx output:



## **Logic Circuit:**

```
module logic circuit (output Y, input A, B, C);
                                                         wire A not, X1, X2, X2 not, Y1, Y2, Y1 not;
                            2
                            3
                            4
                                                         // Inverters
                          5
                                                        not nl (A not, A);
                                                    not n2 (X1 not, X1);
                            6
                           7
                                                        // AND Gates
                          8
                                                      nand a2 (X1, B, C);
                          9
                                                        and a3(X2, X1, B);
                        10
                       11
                                                        and al (Y1, A not, X2);
                      12
                                                        // XOR Gate
                      13
                                                    xor x1(Y2, X2, X1 not);
                      14
                       15
                                                        // Inverter for Yl
                       16
                                                     not n3(Y1 not, Y1);
                       17
                                                      // OR Gate
                        18
                        19
                                                        or ol (Y, Y1 not, Y2);
                        20 endmodule
                        21
                        22 module logic_circuit_tb();
                        23
                                                        reg A, B, C;
                        24
                                                         wire Y;
                        25
                                                         logic_circuit uut(Y, A, B, C);
25
                                  logic circuit uut (Y, A, B, C);
 26
 27
                                 initial begin
 28
                                                 // Display header
 29
                                                  $display("A B C | Y");
                                                $display("----");
 30
 31
                                                // Test all possible input combinations
 32
 33
                                                 A = 0; B = 0; C = 0; $10; $display("%b %b %b %b %b", A, B, C, Y);
                                                  A = 0; B = 0; C = 1; #10; $\frac{$\display}{\display}("\display &b &b | \display", A, B, C, Y);
  34
                                                  35
                                                  A = 0; B = 1; C = 1; #10; $\frac{$\display}{\display}(\begin{array}{c} \text{\left} \text{\left}
 36
 37
                                                 A = 1; B = 0; C = 0; $10; $display("%b %b %b | %b", A, B, C, Y);
  38
                                                 A = 1; B = 0; C = 1; #10; $\frac{$\display}{\display}("\text{\text{th}} \text{\text{$\text{th}}} \text{\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$$\exitit{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\exitit{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\}}\exititt{$\text{$\text{$\text{$\exititt{$\text{$\text{$\text{$\text{$\text{$\text{$\tex
                                                 A = 1; B = 1; C = 0; $10; $display("%b %b %b | %b", A, B, C, Y);
 39
                                                A = 1; B = 1; C = 1; #10; @display("%b %b %b %b | %b", A, B, C, Y);
  40
  41
                                                 Satop:
  42
                                   end
  43
44 endmodule
```

## **Xilinx Output:**



## **Ripple Carry Adder:**

```
module Sum(S,A,B);
        input A,B;
 2
 3
        output S;
    xor x(S,A,B);
endmodule
 4
 5
 6
7
    module Carry(C, A, B);
8
        input A,B;
9
        output C;
        and a(C,A,B);
10
    endmodule
11
12
    module HA(S,C,A,B);
13
14
        input A, B;
15
        output S,C;
        Sum sl (S, A, B);
16
        Carry cl(C,A,B);
17
18
    endmodule
19
20
    module FA(S,C,A,B,Cin);
21
        input A, B, Cin;
22
        output S,C;
23
        wire S1, C1, C2;
```

```
HA h1(S1,C1,A,B);
 25
 26
          HA h2 (S, C2, Cin, S1);
          or o(C,C1,C2);
 27
 28
      endmodule
 29
      module RCA(S, Cout, A, B, Cin);
 30
          input [3:0] A,B;
 31
 32
          input Cin;
 33
          output [3:0] S;
          output Cout;
 34
          wire [2:0] C;
 35
 36
 37
          FA f1(S[0],C[0],A[0],B[0],Cin);
          FA f2(S[1],C[1],A[1],B[1],C[0]); // Unique instance name
 38
          FA f3(S[2],C[2],A[2],B[2],C[1]); // Unique instance name
 39
          FA f4(S[3], Cout, A[3], B[3], C[2]); // Unique instance name
 40
     endmodule
 41
 42
     module RCA tb();
 43
 44
          reg [3:0] A,B;
          reg Cin;
 45
 46
         wire [3:0] S;
         wire Cout;
 47
 48
48
        RCA rr(S, Cout, A, B, Cin);
49
50
51
        initial begin
            A = 4'b00000; B = 4'b00001; Cin = 1'b0;
52
            #20;
53
            A = 4'b0101; B = 4'b0011; Cin = 1'b0;
54
55
        end
56
57
        initial
            $monitor("A=%b B=%b Sum=%b Cout=%b", A, B, S, Cout);
58
    endmodule
59
```



## 5- Implement Full Subtractor on the board and verify the truth table

```
module Difference (A, B, D);
        input A, B;
22
23
        output D;
        xor x(D, A, B);
24
25
   endmodule
26
27 module Borrow (A, B, Borr);
        input A, B;
28
29
        output Borr;
30
        wire nA;
       not n(nA, A);
31
        and a (Borr, nA, B);
32
   endmodule
33
34
35 module Hs (A, B, D, Borr);
        input A, B;
36
        output D, Borr;
37
        Difference dl(A, B, D);
38
        Borrow bl (A, B, Borr);
39
40
   endmodule
41
42 module Fs (A, B, Bin, D, Borr);
        input A, B, Bin;
43
        output D, Borr;
44
        wire bl, b2, d1;
45
        wire bl, b2, d1;
45
        Hs hl(A, B, dl, bl);
46
        Hs h2(dl, Bin, D, b2);
47
         or o(Borr, bl, b2);
48
49 endmodule
```

#### **Output Xilinx:**

