

Lab 12

Implement a Traffic Light controller using FSM.



Spring 2025

Submitted by: **Mohsin Sajjad**

Registration No: **22pwsce2149**

Class Section: **A**

“On my honor, as student of University of Engineering and Technology, I have neither given nor received unauthorized assistance on this academic work.”

A handwritten signature in black ink, reading "Mohsin Sajjad".

Student Signature: _____

Submitted to:

Engr. Faheem Jan

Month Day, Year (28 05, 2025)


Department of Computer Systems Engineering
University of Engineering and Technology, Peshawar

Implement a Traffic Light controller using FSM.

Objective:


The lab this week will continue the introduction to FSMs with a simple Traffic Light Controller design project. In the lab, you are required to create a state diagram of a Mealy machine, which implements a traffic light controller, based on provided guidelines. You will then use this state diagram to write the behavioral Verilog description of the traffic light controller. The testing of your traffic light controller will take place during the lab session using the ISE development tools and the Spartan 6 board. As with the previous lab, we will make use of the character LEDs to display the outputs of our digital circuit.

Figure 1. Task1:




CODE:


```
1 module Clock_Divider {
2   input clock_in,
3   output reg clock_out = 0
4 };
5 reg [39:0] counter = 30'd0;
6 parameter DIVISOR = 30'd100000000; // Adjust as needed for 10s at 100MHz
7
8 always @(posedge clock_in) begin
9   if (counter == DIVISOR - 1) begin
10     counter <= 0;
11     clock_out <= ~clock_out;
12   end else begin
13     counter <= counter + 1;
14   end
15 end
16 endmodule
17
18 module TrafficLight{
19   input clk,
20   output reg [2:0] light
21 };
22 // State encoding
23 parameter S0 = 2'b00;
24 parameter S1 = 2'b01;
25 parameter S2 = 2'b10;
26
27 // Light signals
28 parameter RED = 3'b100;
29 parameter YELLOW = 3'b001;
30 parameter GREEN = 3'b010;
31
32 reg [1:0] state = S0; // Initial state
33 wire slow_clock;
34
35 Clock_Divider d1(clk, slow_clock);
```



Output:



Task 02:



CODE:

```
new 2
1 module Clock_Divider (
2     input clock_in,
3     output reg clock_out = 0;
4 );
5 reg [39:0] counter = 30'd0;
6 parameter DIVISOR = 30'd100000000; // 1 second at 100 MHz
7
8 always @(posedge clock_in) begin
9     if (counter == DIVISOR - 1) begin
10         counter <= 0;
11         clock_out <= ~clock_out;
12     end else begin
13         counter <= counter + 1;
14     end
15 end
16 endmodule
17
18 module Traffic_Controller (
19     input clk,
20     input reset,
21     input V,
22     output reg [2:0] Hout,
23     output reg [2:0] Fout
24 );
25 // State encoding
26 parameter HG_FR = 2'b00, // Highway Green, Farm Red
27             HR_FY = 2'b01, // Highway Red, Farm Yellow
28             HR_FG = 2'b10, // Highway Red, Farm Green
29             HY_FR = 2'b11; // Highway Yellow, Farm Red
30
31 reg [1:0] state = HG_FR;
32 reg [3:0] counter = 0; // 4-bit counter is enough for 10 sec
33
34 always @(posedge clk or posedge reset) begin
35     if (reset) begin
```


```
new 2
36         state <= HG_FR;
37         counter <= 0;
38     end else begin
39         case (state)
40             HG_FR: begin
41                 Hout <= 3'b001; // Green
42                 Fout <= 3'b100; // Red
43                 if (V) begin
44                     state <= HR_FY;
45                     counter <= 0;
46                 end
47             end
48             HR_FY: begin
49                 Hout <= 3'b100; // Red
50                 Fout <= 3'b010; // Yellow
51                 if (counter < 3)
52                     counter <= counter + 1;
53                 else begin
54                     state <= HR_FG;
55                     counter <= 0;
56                 end
57             end
58             HR_FG: begin
59                 Hout <= 3'b100; // Red
60                 Fout <= 3'b001; // Green
61                 if (counter < 10)
62                     counter <= counter + 1;
63                 else begin
64                     state <= HY_FR;
65                     counter <= 0;
66                 end
67             end
68             HY_FR: begin
69                 Hout <= 3'b010; // Yellow
70                 Fout <= 3'b101; // Red
71                 if (counter < 10)
72                     counter <= counter + 1;
73                 else begin
74                     state <= HG_FR;
75                     counter <= 0;
76                 end
77             end
78         end case
79     end
80 end
```

```

71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
HY_FR: begin
    Hout <= 3'b010; // Yellow
    Fout <= 3'b100; // Red
    if (counter < 3)
        counter <= counter + 1;
    else begin
        state <= HG_FR;
        counter <= 0;
    end
end
endcase
end
end
endmodule

module TopModule (
    input clk,
    input reset,
    input V,
    output [2:0] Hout,
    output [2:0] Fout
);
    wire slow_clk;
    Clock_Divider divider(clk, slow_clk);
    Traffic_Controller controller(slow_clk, reset, V, Hout, Fout);
endmodule

```



Output:

