Lab 08 4 digit BCD Counter on Multiplexed Seven Segment Display



Spring 2025

Submitted by: Mohsin Sajjad

Registration No: 22pwsce2149

Class Section: A

"On my honor, as student of University of Engineering and Technology, I have neither given nor received unauthorized assistance on this academic work."

Mohan Sayad

Student Signature:

Submitted to:

Engr. Faheem Jan


Month Day, Year (04 05, 2025)

Department of Computer Systems Engineering
University of Engineering and Technology, Peshawar

4 digit BCD Counter on Multiplexed Seven Segment Display

Objective:

Learn to use time multiplexed 4 digit Seven Segment display



Lab Task:

Implement a BCD counter that runs from 000 to 999 and shows each BCD digit on the seven segment display.

CODE:

```
// BCD Counter
```

```
module BCD_Counter (input CLOCK, input CLR, output reg [3:0] Q); always @(negedge CLOCK or posedge CLR) begin if (CLR) Q <= 4\text{'d0}; else if (Q == 4\text{'d9}) Q <= 4\text{'d0}; else Q <= Q + 1; end endmodule
```

// Three BCD Counters (unit, ten, hundred)

```
module three_BCD(input CLOCK, input CLR, output [3:0] BCDu, BCDt, BCDh);
  wire tc_u, tc_t;
  BCD_Counter bcdu(CLOCK, CLR, BCDu);
  BCD_Counter bcdt(BCDu[3], CLR, BCDt);
  BCD_Counter bcdh(BCDt[3], CLR, BCDh);
endmodule
// BCD to 7 Segment
module BCD_to_7seg(input [3:0] bcd, output reg [7:0] seg);
  always @(*) begin
    case (bcd)
       4'b0000: seg = 8'b11000000; // 0
       4'b0001: seg = 8'b11111001; // 1
       4'b0010: seg = 8'b10100100; // 2
       4'b0011: seg = 8'b10110000; // 3
       4'b0100: seg = 8'b10011001; // 4
       4'b0101: seg = 8'b10010010; // 5
       4'b0110: seg = 8'b10000010; // 6
       4'b0111: seg = 8'b111111000; // 7
       4'b1000: seg = 8'b10000000; // 8
       4'b1001: seg = 8'b10010000; // 9
       default: seg = 8'b11111111; // error
    endcase
  end
endmodule
// Clock Divider
module Clock_Divider(input clock_in, output reg clock_out);
  reg [27:0] counter = 28'd0;
  parameter DIVISOR = 28'd100000000; // Adjust according to FPGA clock
  always @(posedge clock_in) begin
    if (counter == DIVISOR-1) begin
```

```
counter <= 28'd0;
clock_out <= ~clock_out;
end else begin
    counter <= counter + 1;
end
end
end</pre>
```

// 18-bit Counter

```
module Counter18bit(input clk, input rst, output reg [17:0] count);

always @(posedge clk or posedge rst) begin

if (rst)

count <= 18'd0;

else

count <= count + 1;

end

endmodule
```

// 4X1 Multiplexer

```
module mux4X1(
    input [7:0] bcd0,
    input [7:0] bcd1,
    input [7:0] bcd2,
    input [1:0] select,
    output reg [7:0] out
);
    always @(*) begin
    case(select)
        2'b00: out = bcd0;
        2'b01: out = bcd1;
        2'b10: out = bcd2;
        default: out = 8'b11111111; // blank
        endcase
    end
```

Like someone **clapping very fast** — 100 million claps per second.

But you only want to turn on a light once per second**.

So, you:

- 1. Count the claps.
- 2. When you've counted enough (say 100 million),
- 3. You flip a switch (turn the light ON if it was OFF, or OFF if it was ON).
- 4. Then you start counting again.

This way, even though claps are fast, you slow things down using **counting**.

Now in Verilog: reg [27:0] counter = 0; // a big number to count fast clock pulses

This is your clap counter. It increases every time the FPGA clock ticks.

```
if (counter == DIVISOR-1) begin
  counter <= 0;
  clock_out <= ~clock_out; // flip the output
signal
end</pre>
```

If the counter reaches the target (like 100 million), flip `clock_out`.

Reset the counter to start counting again.

endmodule

```
// 2X4 Decoder
module decoder2X4(
  input [1:0] select,
  output reg [3:0] out
);
  always @(*) begin
    case(select)
       2'b00: out = 4'b1110;
       2'b01: out = 4'b1101;
       2'b10: out = 4'b1011;
       2'b11: out = 4'b0111;
    endcase
  end
endmodule
// Top Module
module\ top Multiplexer (
  input clk,
  input rst,
  output [3:0] out_dec,
  output [7:0] out_mux
);
  wire slow_clock;
  wire [3:0] BCDu, BCDt, BCDh;
  wire [7:0] bcd1, bcd2, bcd3;
  wire [17:0] counter_out;
  Counter18bit cnt(clk, rst, counter_out);
  Clock_Divider divider(clk, slow_clock);
  three\_BCD\_Counters(slow\_clock, rst, BCDu, BCDt, BCDh);\\
```

BCD_to_7seg B1(BCDu, bcd1);

```
BCD_to_7seg B2(BCDt, bcd2);
     BCD_to_7seg B3(BCDh, bcd3);
     mux4X1 Mux(bcd1, bcd2, bcd3, counter_out[17:16], out_mux);
     decoder2X4 d1(counter_out[17:16], out_dec);
endmodule
SE Project Navigator (P.2013.1013) - D'Germeter DataWith semester/DSD LABSatioNstab0Balance - Bask01.vi
of file Edit View Project Source Process Tools Window Layout Help
  DIBBLE NO NET E E SERVE NO NET OF PIR
                                                                 **** **
                                                                                                   // BED Counter

nordine RCD, Counter (input CLOCK, input CLR, notput reg [3:6] @);

always @inequipe CLOCK or possings CLR) hegin

[ (GLR)

[ (GLR)

] ( * 4*d0;

else if (0 * * 4*d0)


[ 0 <* 4*d0;

] ( * 4*d0;
(in the (in the Implementation (i) (iii) Simulation
QU!
      tab08
盆
           | MoSo | Acquisite / Acquisite | Acquisite | Acquisite / Acquisite | Acquisite
                                                                                                                   1100
                                                                                                                            0 - 0 + 1/
                                                                                           12 // Three SCD Counters (unit, ten, hundred)
14 module three BCD(input CLOCK, input CLE, susput [3:0] BCDu, BCDu, BCDu);
15 wire to_u, to_t;
16 BCD_Counter bodi(CLOCK, CLE, BCDu);
18 BCD_Counter bodi(BCDu);
19 BCD_Counter bodi(BCDu);
19
1 1
                                  the dissipations at the
                                                                                  76
 To Processes Burring
                                                                              A 26
Fractions topMultiplexer
Frection togethropeses

Frecti
                                                                                  0
                                                                                                             SCD_Counter bods(CLOCK, CLB, SCDu);
SCD_Counter bods(SCDu(9), CLB, SCDu);
SCD_Counter bods(SCDu(3), CLB, SCDu);
                                                                                  0
                                                                                                    wednesdule
                                                                                   E
                                                                                           Design Summery (Programming File Senerated)
                                                                                                                                                                                           TMACL ..
               UCF for Himas V2
    10
    11
     12
             CONFIG VCCAUX = "3.3" ;
     13
     14
                                                                                                                           | IOSTANDARD = LVCMOS33 | FERIOD = 100MHz ;
                       NET "-1k"
                                                                                             LOC = V10
     15
                                                                                                                  DOC - D9
                                                                                                                                                     | IOSTANDARD = LVCMOS33 | PERIOD = 12MHz :
                       #NET "CLK 12MHz"
     16
     17
               18
    19 5
 SHET "A[3]"
                                                                                   LOC = C17 | IOSTANDARD = LVCMOS33 | DRIVE = 8 | SLEW = FAST | PULLUP:
                                                                                                                       | IOSTANDARD - LVCHOS33 | DRIVE - 8 | SLEW - FAST | PULLUP:
               #HET "A[2]"
                                                                                   LOC - C18
                                                                                                                   | IOSTANDARD = LVCHOSSS | DRIVE = 0 | SLEW = FAST | PULLUP;
| IOSTANDARD = LVCHOSSS | DRIVE = 0 | SLEW = FAST | PULLUP;
               #NET "A[1]"
                                                                                   LOC = D17
               ##HET "A[O]"
                                                                                      LOC = DIR
                                                                                                                           | IOSTANDARD = LYCMOS33 | DRIVE = 8 | SLEW = FAST | FULLUI
               #NET "B[3]"
                                                                                                                   | IOSTANDARD = LVCHOS33 | DRIVE = 8 | SLEW = FAST | PULLUP:
                                                                                   LOC = E18
               #NET "B(2)"
                                                                                                                       | IOSTANDARD = LVCMOS33 | DRIVE = 8 | SLEW = FAST | PULLUP;
                                                                                   LOC = E16
               #NET "RST"
                                                                                 LOC = F18 | IOSTANDARD = LVCMOS33 | DRIVE = 8 | SLEW = FAST | PULLUP;
                                                                                                                 | IOSTANDARD = LVCMOS33 | DRIVE = 8 | SLEW = FAST | PULLUP;
              NET "rat"
                                                                              LOC = F17
    Push Buttons Switches
                       Seren Segment Displey
  H
            128
                                                                                           LOC = A3
LOC = B4
LOC = A4
LOC = C4
LOC = C5
LOC = D6
LOC = C6
LOC = A8
            124
                                                                                                                          | IOSTANDARD - LVCHOSSS | DRIVE - 8 | SIEW - FAST |
| IOSTANDARD - LVCHOSSS | DRIVE - 8 | SIEW - FAST |
| IOSTANDARD - LVCHOSSS | DRIVE - 8 | SIEW - FAST |
                                NET TOUT BURIUST
             130
                               NET "Out mini(1)"

NET "cut mini(1)"
                                                                                                                          101
102
103
104
105
            196
197
198
199
140
141
142
  7%
                               MET "out_dec[3]"
MET "out_dec[1]"
MET "out_dec[0]"
                                                                                                        | IOSTANDARD = LVCHOSSS | DRIVE = 8 | SLEW = FAST /
| IOSTANDARD = LVCHOSSS | DRIVE = 8 | SLEW = FAST ;
| IOSTANDARD = LVCHOSSS | DRIVE = 8 | SLEW = FAST ;
  0
                       Audio
                                                                                                       LOC - 816 | 108TANDRAD - LVCHOSSS | DRIVE - 8 | SLEW - FAST |
                                FRET "Audiol"
        Design Sunnary (Programming File Generated) 🖂 🔯 topHullplever.ucf
```

OUTPUT:





Conclusion:

three-digit I clock divide selects whice design demodrivers. It is	ents a digital B BCD counter for er and an 18-bit h BCD digit to sonstrates modul ideal for learning	units, tens, as counter man show, while that ar digital desi	nd hundreds, nage timing a ne decoder2X gn using cou	each displaye nd multiplexi 4 activates the nters, decode	d on a 7-segning of display e correspondings, multiplexe	nent display. A s. The mux4x1 g display. This rs, and display
FPGAs.						