### EXPERIMENT-9

- II Title: Sequential logic
- Objective: Implementation of sequential logic
- Course Outcome: C03
- 11 Bloom's Level: Analysis
- 13 Problem Statement: Write a verilog program to design, Simulate and test circuits of following flipflops
  - A) D Flipflop
- e) J-K Flipflop


B) S-R Flipflop

D) T Flip flop.

### A D Flipflop

Theory: A D (or delay) flipflop is a sequential circuit used to delay the change of state of its output signal (8) until the next rusing on falling edge of a clock timing input signal occurs. Here, output remains constant unless changed by altering the state of D input followed by a clock signal.

11 Logic Diagram:



#### II Truth Table:

CLK	Ь	g(+)	(g(+)	REMARKS
L	×	9(+-1)	g(+-1)	PREVIOUS STATE
H	L	L	Н	RESET
H	H	H	L	SET

### Il Design Code:

```
module d-ff (clk, d, q, qbar);
   input elk;
   input d;
    output reg q=0; output qbar;
  assign qbar = ~q;
  always @ (posedge dk)
  begin
        2 <= d;
  end
```

endmodule


## 11 Testbench Code:

```
module d-ff-th();
  reg CLK;
  reg D;
  wire g, gBAR;
  d- If uut (.elk (clk), .a(0), .9 (9), .9ban (9BAR));
       initial begin.
           $ dumpfile ("dump.red"); $ dumprars(1);
```

CLK=0; D=0; #5; D=1; #5; D=1; #5; \$ finish; end always #2 CLK=~CLK',

endmodule


### 11 Timing Diagram:



### B S-R Flip Flop

having two inputs i.e. SET and RESET. The SET input 's' set the device or produce the output '1' in' g' terminal whereas RESET input 'R' reset the device and produce output '0' in 'g' terminal. If both 's' and 'R' are active simultaneously then the S-R ff goes to a invalid state where g=g happens.

# 11 Logic Diagram!



#### o Truth Table:

CLK	5	R	g(t)	(t)	REMARKS
L	X	×	g (t-i)	夏(t-1)	PREVIOUS STATE
H	L	L	g(t-1)	g (t-1)	NO CHANGE
H	L	H	L	Н	RESET
H	H	L	H	L	SET
64	H	H	-	-	INVALID
	-				

```
module sr-ff (sr, clk, 9, 9 bar);

module sr-ff (sr, clk, 9, 9 bar);

input [1:0] sr;

input clk;

output reg 9=0; output 9 bar;

output reg 9=0;

assign 9 bar = ~9;

always @ (posedge clk)

begin

case (sr)

o'Lan; begin 9 <= 9
```


2'600: begin 9<=9; end 2'601: begin 9<=0; end 2'610: begin 9<=1; end 2'611: begin 9<=1'6x; end

endcase

end endmodule

```
Il Testbench Code:
 module sr_ff_tb();
    reg [1:0]SR;
    req CLK;
    wire g, GBAR;
    8r-ff uut (.sr(sr), .clk(clk), .9(0), .9601(0BAR));
    initial begin
         $ dumpfile ("dump. vcd"); $ dumpvars (1);
         eLK =0',
         SR = 2'600 , #5;
         SR=2/601; #5;
         SR=2/610; #5;
SR=2/611; #5;
        $ finish;
       end
         always #2 elk = NCLK;
 endmodule
```


# o Timing Diagram!



## C J-K Flipflop

Theory: TK peipplop is basically a gated SR plipplop with addition of dock circuit input. When both the inputs 's' and 'R' are equal to logic 1', the invalid condition takes place. Thus to prevent this condition, a clock circuit is introduced. The J-K Hipflop has four possible input combinations "logic 1", "logic 0", "No change" and "toggle", Here, cross-coupling of s-R HipHop is used to generate the 'Toggle' action.

# 1 Logic Diagram:




#### 1) Truth Table:

		-	-		
CLK	1	K	g(+)	夏(t)	REMARKS
L,	X	×	g(t-i)	可(t-1)	PREVIOUS STATE
H	L	L	g(t-1)	g (t-1)	NO CHANGE
H	L	Н	L	H	RESET
Н	H	L	H	L	SET
H	Н	++	-g(t-1)	g (t-1)	TOGGLE
	-	-	+		

```
a Design Code:
  module jk-ff (jk, clk, 9, qbar);
      input [1:0]jk;
      input clk;
      output reg q=0; output qbar;
      assign qbar = ~q;
      always @ (posedge elk)
        begin case (jk)
               2'b00: begin 9<=9; end
               2/ bol : begin 9<=0; end
               2'b10: begin q <= 1; end
               2' b11: begin 9<=~9; end
            endcase
  endmodule
17 Testbench Code:
  module jk-+f-tb();
       reg[1:0] JK; reg CLK;
       jk-+ uut (, jk (JK), . clk (CLK), . 9(8), . 9 bar (BBAR));
       wire 9, 9BAR;
        initial begin
            $ dumpfile ("dump. vcd"); $ dumpvars (1);
            CLK = 0;
            JK = 2/600 , # 5;
            JK=2'601; #5;
            JK=2'610 j#5;
            JK=2'611; #5;
           $ finish;
       end
 endmodule.
```

### II Timing Diagram:



### DT Flipflop

Theory: T flipflop is also known as 'Toggle' Flipflop.

Toggling means changing the next state output to

Toggling means changing the next state output. We can design

compliment of present state output. We can design


The by making simple modifications to J-k flipflop

The by connecting J and K inputs together and giving

by connecting J and K inputs together and giving

them with single input called 'T'.

# 1 Logic Diagram:



#### 17 Truth Table

1-				
CLK	T	g(t)	(g(t)	REMARKS
1	×	g (t-1)	夏(+-1)	NO CHANGE
H	L	g(t-1)	g(t-1)	NO CHANGE
1	H	夏(t-1)	8 (t-1)	TOGGLE
	-			

### II Design Code:

end endmodule

## o Testbench Code:

```
module t-ff-tb();

reg CLK;

reg T;

wire g, gBAR;

t-ff vut (.clk(CLK), .t(T), .9(g), .qban(gBAR));

t-ff vut (.clk(CLK), .t(T), .9(g), .qban(gBAR));

sinitial begin


$ dumpfile ("dump.rcd");

$ dumpvars (1);
```


CLK=0; T=0; #5; T=1; #5; T=1; #5; T=1; #5;

endmodule


### I Timing Diagram:



- Discussion: In this experiment, we have implemented various sequential circuits like flipflops. We have learned about 'always @' keyword and many other keywords in verilog.
- Justification of co: In this experiment, we have implemented various sequential circuits which fulfils the conditions of cos. Hence, cos is justified.




**D FLIPFLOP** 



SR FLIPFLOP



JK FLIPFLOP



T FLIPFLOP