Name-Moitrush Mouty CSE 4th Sem Rou-48

EXPERIMENT-7

II Tatle: Arithmetic Operation

11 Objective: Implementations of arithmetic operations.


11 Course Outcome: CO2

11 Bloom's Level: Evaluation.

[7:1] Half-Adder:

- Design, simulate and test the functionality of a shalf adder circuit
- Theory: The addition of 2 bits is done using a combinational circuit called half adder. The input variables are augend and addend bits and the cutput bits are sum and carry bits. If A and B are 2 input bits, then sum = A + B and carry out = A.B.

11 Logic Diagram!



1 Truth Table:

INPUTS	OUTP	OUTPUTS				
A B	SUM	CARRY OUT				
LLL	L	L				
L H	H	L				
4 L	Н	L				
HH	1 L	Н				

II Design Code:

11 Testbench Code:

```
module half_adder-to();

reg A,B;

wire S, C-OUT;

half-adder vut (.a(A),.b(B), S(S),.e(C-OUT));

initial

begin

$ dumpfile ("dump.vcd"); $ dumpvars;

A=0; B=0; #5;

A=0; B=1; #5;


A=1; B=0; #5;

a=1; B=0; #5;

end

endmodule.
```


1 Timing Diagram:



7.2 Full Adder

- Problem Statement: Write a rerilog program to design, simulate and test the functionality of a full adder circuit.
- Theory: Full adder is an adder circuit which adds 3 inputs and produces 2 outputs. First two inputs are A and B and third one is an input carry as C-IN. Output carry is designated by COUT and normal output as Sum output. Sum = A \(\Theta\)B(\(\Theta\)C-IN (A(\Phi\)B).

a Logic Diagram!



INPUTS			OUTPUTS			
A	В	CIN	SUM	COUT		
L	L	L	L	L		
L	L	H	14	L		
L	H	L	14	L		
1	H	H	L	14		
H	L	L	H	L		
H	L	H	L	4		
H	Н	L	L	H		
H	H	11	1-1	+1		

Design Code:
module half-adder (input a,b, output s,c);

assign s=a 1b; assign c=a 2b;

endmodule

module full-adder (input [2:0]a, output s, output cout);

coire cl, c2, x;

half-adder fl (a[2], a[1], x, e1);

half-adder f2 (x, a[o], s, c2);

assign cout = c1 / c2 ;

endmodule

Testberch Code:

module full-adder-tb();

reg [2:0] A;

wire S, C-OUT;

full-adder vut (. a(A), . s(s), . cout (C-OUT));

initial
begin
\$dumpfile ("dump.rcd"); \$dumprars;

A = 3'6000; #5;

A = 3'6000; #5;

A = 3'6010; #5;

A = 3'6010; #5;

A = 3'6010; #5;


A = 3'6110; #5;

A = 3'6110; #5;

A = 3'6111; #5;

endmodule

Timing Diagram:




7.3 4-bit Adder Subtractor

Problem Statement: Write a hardware description to design, simulate and test the functionality of a 4-bit adder / subtractor circuit.

of both addition and subtraction of binary numbers in one circuit itself. The operation being performed depends upon the value of control signal. If the control signal holds value "I" it performs subtraction operation by using 2's compliment method. And when control signal becomes "o", addition operation is performed.

12 Logic Diagram'-




I Function Table:

INPUTS							OUTPUTS						
Cin	A3	A	2 Al	AO	B3	B2	BI	80	Cout	53	S2	SI	SO
L	L	L	L	L	L	L	L	L	L	L	L	L	L
H	L	4)	L	H	L	L	L	H	H	L	H	1	L
L	L	4	H	L	L	L	H	L	L	Н	L	L	L
H	L	L	L	L	L	L	L	L	H	L	L	L	L
L	H	L	L	L	L	L	L	H	L	H	L	L	H
H	L	H	H	H	L	L	L	H	H	L	H	14	L
L	L	H	H	L	L	1	14	L	L	4	L	L	L
H	H	L	6	L	L	H	L	H	H	L	L	H	H
L	H	Н	14	H	14	Н	H	H	H	14	H	14	L
H	Н	Н	Н	H	H	H	H	H	Ч	1	F	L	L

Cin: H -> Subtraction, L -> Addition

```
11 Design Code!
  module full-adder (input a, b, e, output s, cout);
          assign s=a 1 b 1 c 3 (a 1 b));
assign cout = (a 2 b) | (c 2 (a 1 b));
  endmodule
 module adder-subtractor (input [3:0]a, input [3:0]b, input e0,
                               output [3:0]s, output cout);
       wire c1, c2, c3;
       full-adder fi (a[o], (b[o] 10), co, s[o], ci);
       full-adder {2(a[1], (b[1] 10), e1, s[1], e2);
       full-adder f3 (a[2], (b[2] 10), c2, s[2], c3)3
       full-adden f4 (a[3], (b[3] 100), e3, s[3], cout);
 endmodule
I Testbench Code:
  module adder_subtractor_tb();
        reg [3:0]A; reg [3:0]B;
        reg C-IN;
        wire [3:0] 8; wire C-OUT;
       adden-subtractor vut (.a(A), .b(B), .co(e-IN), .s(s), .cout(cout);
        initial
               begin
               $ dumpfile ("dump. red"); $ dumprarus;
              A = 4 60110; B = 4 60001; C-IN=0; #53
              A=4'60110 ; B=4'60100; C-IN=1; #5;
              A=4'b0101; B=4'b0110; C-IN=0; #5;
A=4'b0101; B=4'b0110; C-IN=1; #5;
              A=460011; B=460110; C-IN=0; #5;
              A=4'60101; B=4'60100; C-IN=1; #5;
             end
 end module
```

1 Timing Diagram:



Discussion: In this experiment, we have learned working principals of half adder, full adder and adder subtractor composite unit. We have learned various HDL keywords also.

a Questionnaire:

X = 8° b 10101101

24 maans left shift operator. So, X <= X << 1;

24 maans left shift operator. So, X <= X << 1;

3 hifting the value of x register by one Unit.

3 hifting the value of x register by one Unit.

But, here we are using non blocking sequential

But, here we are using non blocking sequential


Statement. So, value of x will be 8'b 10101101.

Justification of co: In this experiment, we have created combinational circuits like adders, subtractors etc. So, co2 is justified.



Note: To revert to EPWave opening in a new browser window, set that option on your user page.

HALF ADDER



Note: To revert to EPWave opening in a new browser window, set that option on your user page.

FULL ADDER



Note: To revert to EPWave opening in a new browser window, set that option on your user page.

4 BIT ADDER SUBTRACTOR