#### EXPERIMENT-11

n Title: Shift registers

- " Objective: Implementation of shift registers and GPR.
- 11 Course Outcome: CO3
- 11 Bloom's Lovel: Analysis
- Problem Statement: Write a verilog program to design, test, and simulate these following registers:
  - A) SISO B) SIPO C) PISO D) PIPO


## A SISO

and produces a serial output is \$150 shift register.

and produces a serial output is \$150 shift register.

Since there is only one output, the data left at the register at a time in serial pattern. The circuit consists of four D ffs which are connected in a serial manner. All these ffs are synchronized with each other since same clock signal is applied to each flipflop.

# 15 Logic Diagram:



#### a Function Table:

-		
No. of clock Pulse	Serial Input	Serial Output
Τ	D	90
0	Н	L
1	L	L
2	Н	L
3	L	L
4	-	Н
5	-	L
6	-	Н
7	-	L

(Initially, all Its are in 'Reset' mode)

11

93 92 9, 90

11

L L L L

### 11 Design Code:

module d-H (input d, input elk, input rst, output q, output qban);
req q=0;

assign gbar = ~q;

always @ (posedge ak)

begin

if (d==1 | | d==0) begin

q <= d; end

end

· always @ Cposedge +st)

begin q <= 0;

end

endmodule

module SISO (input d, input elk, input rst, output [3:0]s, output q; output [3:0] 2 ban);

d-H- 14 (d, clk, rst, s[3], qban[3]);

d-H +3 (s[31, elk, 1st, s[2], 96an[2]);

a- H 12 (s[2], clk, rst, s[1], qban[1]);

a-H H (S[i], clk, rst, s[o], 9600 [o]);

assign 2=5[0];

endmodule

```
A Testbench Code:
 module SISO_tb();
     reg D;
     reg CLK, RST;
     wire Q;
     SISO uut (.d(0), .clk(clk), .Tst(RST), .9(9));
     initial begin
           $ dumpfile ( "dump-vcd"); $ dumprars (1);
          CLK=0'
           RST=0;
           0=1; #4;
           D= 0; #4;
           D=1; #4;
           D=0 ; #4;
           0=1; #4;
           D= 0; #12;
           $ finish;
      end
     always #2 elk=nclk;
  endmodule
 D Timing Diagram:
                      10ns
                                   20ns
           ons
     CLK
```

D

9

RST

B SIPO

produces a parallel output is known as sipo register.

produces a parallel output is known as sipo register.

Circuit consists of 4 D ffs which are connected through
a serial manner. All ffs are synchronous with each other


since same clock signal is applied to each ffs. from

since same clock signal is applied to each ffs. from

each ffs we get four separate autput lines as register

output.

I Logic Diagram!



#### 13 Function Table :

NO. OF CLK	SERIAL INPUT	PARALLEL OUTPUT			
Т	D	93	92	8,	8.
0	-	L	L	L	L
1	+	H	L	L	L
2	L	L	H	L	L
3	4	H	L	H	L
4	L	L	H	L	H

1 Design Code:

(Initially all the are in 'Reset' mode)


module \$100 (input d, input clk, input rst, output [3:0] 2 ban);

d- If 14 (d, clk, rst, 2[3], 2ban[3]);

d- If 13 (9[3], clk, rst, 2[2], 2ban[2]);

```
d-H f2(9[2], elk, rst, 2[1], qban[1]);
     d-H H (9[1], clk, rst, 9[0], 96an[0]);
endmodule
o Testbench Code:
 module 5190 +6();
    reg D;
    reg CLK, RST;
    wire [3:0] 8;
    sipo unt (.d(), .cuk (CLK), .rs+(RST), 9(8));
    initial begin
          $ dumpfile ( " dump. vcd"); $ dumprars (1);
          CLK=0; RST=0;
          D=1; #4;
          D=0; #4;
          D=1; #4;
          RST = 1; #1;
          D=1:#45
         D=1; #49
          stinish;
       end
    always #2 CLK=~CLK;
 endmodule
o Timing Diagram!
                    lons
                              20ns
         Ons
                     1010/0 /1000
                 100
```

Theory: In Piso register, parallel loading is done by applying four parallel input bits. Then for each positive clock edge, data shifts one stage to the right. So, we can get serial output from rightmost H. A load/shift control signal is used to perform load and shift operation. (for each of its used to perform load and shift operation. (for each parallel is used to perform load and shift operation.



### O Function Table :

NO. OF CLK	LOAD! SHIFT	PARALLEL INPUTS				SERIAL OUTPUT
(T)	(LS)	D3	D2	DI	00	(9)
0	L	H	L	H	H	L
1	1	Н	L	H	Н	Н
2	H	L	H	L	H	+1
3	H	L	L	Н	L	L
4	++	L	L	L	4	H
5	Н	L	L	L	L	L

(Initially all His are in 'Reset' mode)

Design Code:

module PISO (input [3:0]d? input clk, input 1st, input ls, output

[3:0]s, output [3:0]q, output [3:0]qbar);

endmodule


```
O Testberch Code:
 module PISO_tb();
    reg [310] ( );
    reg CLK, RST, LS;
    wire 91;
    PISO UUt (.d(0), .clk(CLK), .rst(RST), .ls(LS), .a(g1));
    initial begin
           $ dumpfile (" dump. vcd"); $ dump vares (1);
           CLK = 0; RST=0; LS=0;
           0=4/6/011; #5;
           0=41600000;
           LS=1 ; #16;
           RST=1; #2: RST=0;
           LS=0 ;
          D=4160110; #5; LS=1; #20;
           $ tinish;
       end
    always #2 CLK = NCIK3
 endmodule
D Timing Diagram!
                     10 ns
                                2000
          ons
                                              30 nc
      CLK
       LS
    D[3:0]
           1011
                 0
                                       110
```

91

RST

### (D) PIPO

11 Theory: In PIPO register, parallel loading is done by applying four parallel input bits at a time. From these four flipflops four parallel output bits are obtained by applying a single clock pulse to all flipflops. All ff's one synchronized with a same clock signal.



### I Function Table!

CLK PULSE 03 D2 D1 D0 93 92 91  1 L H H L L H H  1 L L H L L H  1 H L L H	90
1 L H H L L H H	
1	+)
	L
	L
TH LH LH	L
1 H H L L H H L	L
1 H L L H H L L	Н

## A Design Code:

module PIPO (input [3:0]d, input elk, input rst, output [3:0]9, output [3:0] qbar);

d-H fl(d[0], ck, rst, 9[0], qban[0]);

d-H f2(d[1], clk, rst, q[1], gbar[1]);

d-++ +3(d[2], clk, rst, 9[2], 96an[2]);

d-ff- f4(d[3], elk, rst, q[3], qban[3]);

endmodule


```
11 Testberch Code:
 module PIPO_tb();
    reg [3:0]D;
    reg CLK, RST;
    wire [3:0] 8;
    PIPO uut (. d(p), . elk(cik), . rst (RST), . 9(9));
    initial begin
        $ dumpfile ("dump. vcd"); $ dumpvares (1);
       CLK=0; RST=0;
       0=4/6/100; #4;
       RST = 1; #1; RST = 0;
       D=4/61011; #3;
       RST=1; #1; RST=0;
       D=4'b1111; #4;
        $ finish's
     end
   always #2 CLK=~CLK;
endmodule
I Timing Diagram!
          ons
                                            10 ns
     CLK
     D[3:0]
          1100
                              1011
                                           1111
     Q[3:0]
                   1100
                                 1011
      RST
```

Discussion: In this experiment, we have implemented various shift registers like 5150, 5190, PISO & PIPO using flipflop modules. We have learned various HPL terms also.


Justification of co: In this experiment, we have designed various sequential circuits and used some sequential modules in those circuits, which fulfils the conditions of Co3. Hence, co3 is justified.



SISO



SIPO



PISO



PIPO