


EXPERIMENT-7

- Title : Arithmetic Operation
- Objective: Implementations of arithmetic operations.
- Course Outcome: CO2
- Bloom's Level: Evaluation.

7.1 Half-Adder :

- Problem Statement: Write a verilog program to design, simulate and test the functionality of a half adder circuit.
- Theory: The addition of 2 bits is done using a combinational circuit called half adder. The input variables are augend and addend bits and the output bits are sum and carry bits. If A and B are 2 input bits, then $\text{sum} = A \oplus B$ and $\text{carry out} = A \cdot B$.
- Logic Diagram:



Truth Table :

INPUTS		OUTPUTS	
A	B	SUM	CARRY OUT
L	L	L	L
L	H	H	L
H	L	H	L
H	H	L	H


Design Code :

```
module half-adder(input a,b, output s,c);  
    assign s = a ^ b;  
    assign c = a & b;  
endmodule
```

Testbench Code:

```
module half-adder-tb();  
    reg A,B;  
    wire s,c-out;  
    half-adder uut (.a(A), .b(B), s(s), .c(c-out));  
    initial  
        begin  
            $dumpfile("dump.vcd"); $dumpvars;  
            A=0 ; B=0 ; #5;  
            A=0 ; B=1 ; #5;  
            A=1 ; B=0 ; #5;  
            A=1 ; B=1 ; #5;  
        end  
endmodule.
```


□ Timing Diagram:




7.2 Full Adder

□ Problem Statement: Write a verilog program to design, simulate and test the functionality of a full adder circuit.

□ Theory: Full adder is an adder circuit which adds 3 inputs and produces 2 outputs. First two inputs are A and B and third one is an input carry as C-IN. Output carry is designated by C-OUT and normal output as Sum output. $\text{Sum} = A \oplus B \oplus C\text{-IN}$
 $\text{Carry-out} = AB + C\text{-IN}(A \oplus B)$.

□ Logic Diagram:



□ Truth Table

INPUTS			OUTPUTS	
A	B	C _{IN}	SUM	C _{OUT}
L	L	L	L	L
L	L	H	H	L
L	H	L	H	L
L	H	H	L	H
H	L	L	H	L
H	L	H	L	H
H	H	L	L	H
H	H	H	H	H

□ Design Code :

```
module half-adder (input a,b, output s,c);
```

```
    assign s = a ^ b;
```

```
    assign c = a & b;
```

```
endmodule
```

```
module full-adder (input [2:0]a, output s, output cout);
```

```
    wire c1,c2,x;
```

```
    half-adder f1 (a[2], a[1], x, c1);
```

```
    half-adder f2 (x, a[0], s, c2);
```

```
    assign cout = c1 | c2;
```

```
endmodule
```

□ Testbench Code :

```
module full-adder-tb();
```

```
    reg [2:0]A;
```

```
    wire s,C-OUT;
```

```
    full-adder uut (.a(A), .s(s), .cout(C-OUT));
```


initial

begin

\$dumpfile("dump.vcd"); \$dumpvars;

A = 3'b000 ; #5 ;

A = 3'b001 ; #5 ;

A = 3'b010 ; #5 ;

A = 3'b011 ; #5 ;

A = 3'b100 ; #5 ;

A = 3'b101 ; #5 ;


A = 3'b110 ; #5 ;

A = 3'b111 ; #5 ;

end

endmodule

□ Timing Diagram:




7.3 4-bit Adder Subtractor

□ Problem Statement: Write a hardware description to design, simulate and test the functionality of a 4-bit adder/subtractor circuit.

□ Theory: Binary adder/subtractor, is one which is capable of both addition and subtraction of binary numbers in one circuit itself. The operation being performed depends upon the value of control signal. If the control signal holds value '1' it performs subtraction operation by using 2's complement method. And when control signal becomes '0', addition operation is performed.

□ Logic Diagram:-



□ Function Table :

INPUTS									OUTPUTS				
C _{in}	A ₃	A ₂	A ₁	A ₀	B ₃	B ₂	B ₁	B ₀	C _{out}	S ₃	S ₂	S ₁	S ₀
L	L	L	L	L	L	L	L	L	L	L	L	L	L
H	L	H	L	H	L	L	L	H	H	L	H	L	L
L	L	H	H	L	L	L	H	L	L	H	L	L	L
H	L	L	L	L	L	L	L	L	H	L	L	L	L
L	H	L	L	L	L	L	L	H	L	H	L	L	H
H	L	H	H	H	L	L	L	H	H	L	H	H	L
L	L	H	H	L	L	L	H	L	L	H	L	L	L
H	H	L	L	L	L	H	L	H	H	L	L	H	H
L	H	H	H	H	H	H	H	H	H	H	H	H	L
H	H	H	H	H	H	H	H	H	H	L	L	L	L

C_{in}: H → Subtraction, L → Addition.

□ Design Code:

```
module full-adder (input a, b, c, output s, cout);  
    assign s = a ^ b ^ c;  
    assign cout = (a & b) | (c & (a ^ b));  
endmodule
```

```
module adder-subtractor (input [3:0] a, input [3:0] b, input c0,  
    output [3:0] s, output cout);
```

```
    wire c1, c2, c3;
```

```
    full-adder f1 (a[0], (b[0] ^ c0), c0, s[0], c1);
```

```
    full-adder f2 (a[1], (b[1] ^ c1), c1, s[1], c2);
```

```
    full-adder f3 (a[2], (b[2] ^ c2), c2, s[2], c3);
```

```
    full-adder f4 (a[3], (b[3] ^ c3), c3, s[3], cout);
```

```
endmodule
```

□ Testbench Code:

```
module adder-subtractor-tb();
```

```
    reg [3:0] A; reg [3:0] B;
```

```
    reg c-IN;
```

```
    wire [3:0] s; wire c-OUT;
```

```
    adder-subtractor uut (.a(A), .b(B), .c0(c-IN), .s(s), .cout(c-OUT));
```

```
    initial
```

```
        begin
```

```
            $dumpfile ("dump.red"); $dumpvars;
```

```
            A = 4'b0110; B = 4'b0001; c-IN = 0; #5;
```

```
            A = 4'b0110; B = 4'b0100; c-IN = 1; #5;
```

```
            A = 4'b0110; B = 4'b0110; c-IN = 0; #5;
```

```
            A = 4'b0101; B = 4'b0110; c-IN = 1; #5;
```


```
            A = 4'b0011; B = 4'b0110; c-IN = 0; #5;
```

```
            A = 4'b0101; B = 4'b0100; c-IN = 1; #5;
```

```
        end
```

```
endmodule
```


□ Timing Diagram:



□ Discussion: In this experiment, we have learned working principals of half adder, full adder and adder subtractor composite unit. We have learned various HDL keywords also.


□ Questionnaire:

(7.1) $x = 8'b\ 10101101$

\ll means left shift operator. So, $x \ll 1$; shifting the value of x register by one unit.


But, here we are using non blocking sequential statement. So, value of x will be $8'b\ 10101101$.

□ Justification of CO: In this experiment, we have created combinational circuits like adders, subtractors etc. So, CO2 is justified.



Note: To revert to EPWave opening in a new browser window, set that option on your user page.

HALF ADDER



Note: To revert to EPWave opening in a new browser window, set that option on your user page.

FULL ADDER



4 BIT ADDER SUBTRACTOR