EXPERIMENT-12

- a Title: Main memory
- B Objective: Implementation of main memory
- 1 Course Outcome: c06
- Bloom's Level: Comprehension

(2.1) RAM Realization

- Me morry cell with all the following consideration-Read/ write signal (WE'), Address line (A), Select line (EN' active low), Data I/P (DI), Data 0/P(DO).
- 1) Theory: RAM is a form of computer memory that can be read and changed at any order, typically used to store working data and machine codes. RAM is normally associated with rotatile types of memory where stored information is lost if power is removed. RAM contains multiplexing and demultiplexing circuitry to connect the data lines to addressed storage for reading or writing the me mory entries. Here, we are making 16 x 4 bit RAM. In this RAM, there are 16 different address locations each consist of four bits. Each address can store data of four bits. If chip select line became low, then RAM coll activates. If WE became low, RAM cell accepts data and if WE becomes high, 'READ' operation is performed.

1 Logic Diagram:

ĒN .		, P3-Do (Data I/P)
NE *	16 × 4 81T	
A3-A0 . / (Address Lines)	RAM	1 - 93-80 (bota 0/P)

o Truth Table

EN	WE	MODE	POWER
н	×	Not selected	Standby
L	L	Write	Active
L	Н	Read	A ctive

D Design Code:

module ram-module (input we, input clk, input en, input [3:0] di, input [3:0] addr, output [3:0] tout);

```
reg [3:0]dout;

reg [3:0]ram[15:0];

always @ (posedge elk)

begin (we == 0 & an == 0) begin

ram[addr] (= di;

dout (= 4/bzzzz;

end

else if (we == 1 & en == 0) begin

dout <= ram[addr]; end

else

begin


dout <= 4/bzzzz;

end
```

endmodule

```
1 Testberch Code:
  module ram-module_tb();
      reg [3:0] Din;
reg [3:0] ANDR;
       wire [3:0] Dout;
      ram-module vut (. we (WE), . Clk (CLK), . en (EN), . di (Din), . addr (ADDR),
                                       · dout (Dout));
          initial begin
              $ dumpfile ("dump. vcd"); $ dumprars (1);
              CLKEO;
              EN=1; #2;
              EN= 0; WE=0;
              ADDR = 4/610013
              Din = 4/6/100; #5;
              ADDR= 4/601013
              Din = 4'61110; #5;
             ADDR = 4/60011;
              Din = 4/6/1111; #5;
              WE=1;
              ADDR = 41610013 #5;
             ADDR = 4160101 3#5;
             ADDR = 46 0111; #5;
             ADDR = 4'60011', #5;
             $ finish ,
         end
     always #2 CLK= NCLK;
```

endmodule



(12-2) RAM caseading


I Problem Statement: Write a verilog program to do the following expansions using 12-1 module initiations in coding.

A Horizontal Expansion

- (B) Vertical Expansion
- (c) Hybrid Expansion.

A Horizontal Expansion:

II theory: Whenever required data at each address is more than one chip data at each address, we have to do horizontal expansion of chips. In that case, each address line is fed to every enip at same address port. Here, we are making 16 x 8 bit RAM using two 16×4 bit RAM. Basically here we divide 8 data bits between two RAM chips. One chip can store 7th to Ath bits and another one stores 3rd to 0th bits of data in same address location. Thus, we store a 8 bit data in a 4 bit address space.



& Function Table:

EN			DDR					1-IN									רטס			
		A3	A2	AI	AO	70	06	05	04	03	02	DI	00	97	96	, 95	94	93 8	329	35
н	×	×	×	X	X	×	×	×	×	X	×	×	X	Z	Z	Z	Z	ZZ	Z	Z
L	L	L	L	L	H	H	L	Н	L	H	H	L	H	2	Z	Z	Z	2 2	Z	Z
1	L	L	L	41	L		L		L											
1	L	L	H	H	L	L	H	L	H	L										
1	L	H	L	L	L	H	H	++	H	H	H	4	H	Z	Z	Z	2 7	Z	Z	Z
L	Н	L	L	L	H	×	×	×	×	×	×	×	×	1+	L	HI	- 4	H	1	H
L	H		L	+	L	×	×	×	×	X	×	×	×	L	L	L	LL	L	L	L
1	Н	1	H	H		×	×	×	×	X	×	×	X	L	H	Lt	+ 1	H	L	+1
L	H	H			L	×	×	×	×	X	× :	×	×	H	H	+	H H	H	H	H

module horizontal_cascading (input we, input elk, input eu, input elk, input eu, input [7:0]di, input [3:0] addr, output [7:0] ; ram-module f1 (we, clk, en, di[7:4], addr[3:0], dout[7:4]); ram-module f2 (we, clk, en, di[3:0], addr[3:0], dout[3:0]);

-end module


```
" Testbeuch Code:
  module horizontal-cascading-tb();
      reg WE, CLK, EN ;
       reg [Tio] Din;
       reg [3:0] ADDR;
      horizontal_cascading out (, we(wE), .clk(CLK), .en(EN), .di(Din),
           $dumpfile ("dump.rcd"); $dumprans (1);
      initial begin
           EN=1; #2; EN=0; WE=0;
            ADDR = 4 16 (001)
            Din=8'b11110000; #5;
            ADDR = 4/601013
            Dire 8/61000 1100; #5;
            WEEL !
            ADDR = 4'6001; #5;
            ADDR = 4' 60101; #5;
            $ finish;
      end
   always #2 CLK= WCLK;
endmodule
1 Timing Diagram:
                                                20ns
                           lons
          ons
     CLK
     EN
     WE
  ADDR[3:0] xxxx 1001
                        101
                                  1001
                                            101
  Din[7:0] xxxxxx [1110000
                         10001100
  Dout [7:0] HENNING ZZZZZZZZ
                                      X11110000 X10001100
```

[B] Vertical Expansion

Theory: whenever required addresses are more than one single thip addresses we have to do vertical expansion-Here, we have to use 2 chips of 16 x4 bit RAM to make a 32 x 4 bit RAM cell, which has 5 address lines.

1 bit 4 bit -> This 4 bit is fed to every memory all of 16x4 bit. And when the MSB bit become '0' it will activate (as RAM select line EN is active low) the chip which shows first 0-15 addresses and when MSB become el' it will activate another RAM cell which holds remaining 16-31 addresses. For this implementation, we need a 1 to 2 decoder or a simple 'NOT' operation to select the specific RAM cell. Thus, we get 32x4 bit RAM by using two 16 ×4 bit RAM cell.

1 Logic Diagram:



EN	WE	AL	DRE	SS I	LINE	S		DATA	1-IN	4	DA	TA-	OUT	
		A4	A3	A2	AI	AO	03	02	DI	DO	93	92	91	90
H	×	X	×	×	×	×	×	×	×	×	Z	Z	Z	Z
L	L	L	L	H	L	H	L	H	H	L	Z	Z	Z	Z
L	L	L	L	L	L	L	L	L	L	H	Z	Z	Z	Z
L	H	Н	4	H	H	L	H	H	L	L	Z	Z	Z	Z
L	L	H	H	H	H	H	4	L	L	L	Z	Z	Z	Z
L	н	,	L	Н	L	H	×	×	×	×	L	#	H	L
		_			L	L	×	×	×	×	L	L	L	H
-	H	L	L .	L	H	L	×	×	×	×	H	H	L	1
1	H	H	L	H			×	×	×	×	H	L	L	L
L	14	H	H	H	H	H	^							

Design Code:

module vertical_cascadurg (input we, input clk, input en,
input [3:0]di, input [4:0]addr, output [3:0]dout1,
output [3:0]dout2, output [3:0]dout);

ram-module fi (we, clk, en, di[3:0], addr[3:0], out1[3:0]); ram-module f2 (we, clk, en, di[3:0], addr[3:0], out2[3:0]); assign dout=addr[4]?out2:out1;

endmodule

I Testbench Code:

```
module rertical-caseading-tb();

reg WE, CLK, EN;

reg [3:0] Din;

reg [4:0] ADDR;

wire [s:0] Dout;

vertical-cascading out(.we(wE),.clk(CLK),.en(EN),.di(Din),

rertical-cascading out(.we(wE),.dout(Dout));

initial begin

$ dumpfile ("dump.rcd"); $ dumprars (1);


CLK=0;

EN=1; #2; EN=0; WE=0;
```

ADDR = 5'b11001; Din = 4'b1111; #5; ADDR=5'b00101; Din= 4'b0111; #5; WE=1; ADDR = 5'b11001; #5; ADDR = 5'b00101; #5; \$finish;

end
always #2 CLK=~CLK;
endmodule


I Timing Diagram:



C Hybrid Expansion

bits both are more than one single chip, then we have to do a hybrid cascaduig. It's actually a combination of vertical and norizontal cascading. Here, we are making a 32x8 bit RAM cell by using four (32x8) 16x4 bit RAM cells. Here, in each rows, there are two 16x4 bit RAM cells. Total no. of rows is 2. Each RAM cells are

fed with same no. of address bits i.e. 4 at same address port. Rorm cells in same rows are connected with a single select (EN) line. So, at a time, a single row can be activated by the MSB bit of the 5 bit address line generated by CPU. Thus hybrid expansion is done.




a Function Table:

EN	WE	AI	DORE	ESS				-	A-11									ou			
CIN		A4	A3	A2	Al	AO	07	06	05	D4	D3	D2	D1	00	97	7 9	6 9	gss	14	939	29190
14	X	X	×	*	×	×	X	×	×	×	×	×	×	×	Z	Z	Z	Z	Z	Z	ZZ
L	L	L	L	L	L	L	H	L	L	+1	H	L	L	H	Z	Z	Z	Z	Z	Z	ZZ
L	L	L	H	1	H	L	1	L	H	L	L	L	H	L	7	Z	Z	Z	Z	Z	2 2
L	L	L	H	H	L	H	L	L	L	H	H	L	L	L	Z	Z	Z	Z	Z	2 :	72
L	L	H	L	L	L	L	H	H	L	H	L	4	L	L	Z	2	Z	Z	7 :	2 2	Z
L	H	L	L	L	L	L	×	×	×	×	×										Control of the last
L	H	L	+	L	H	L	×	×	×	×	×	×	×	×							
L	H	L	H	H	L	H	×	×	×	×	×	×	×	×				14			
L	H	H	L	1	L	L	×	×	×	×	×	×	×	×	H 1	4	1	H	- 1	+ L	L
-																					

```
Design Code!
module horizontal-cascaduig (input we, input clk, input en,
                                 input [7:0]di, input [3:0] addr,
                                           output [7:0]dout);
    ram-module fs (we, olk, en, di[7:4], addr [3:0], dout [7:4]);
    ram_module f2 (we, clk, en, di[3:0], addr [3:0], dout [3:0]);
module hyprid-cascading (input we, input clk, input en, input [7:0]di,
endmodule
                         input [4:0] addr, output [7:0] dout, output [7:0] out1,
                             output [7:0]dout2);
   horizontal_cascaduig vot1(Ne, elk, en, di[7:0], addr[3:0], out1[7:0]);
   horizontal_cascading vut2(we, clk, en, di[7:0], addr[3:0], out2[7:0]);
   assign dout[7:0] = addr[4] ? out1[7:0]: out2[7:0];
endmodule
o Testbeuch Code:
 module hybrid-cascaduig-tb();
      reg WE, CLK, EN;
      reg [7:0] Din;
      reg [4:0] ADDR;
    hybrid-cascading ut (.we(WE), .clk(CLK), .en(EN), .di(Din),
                                · addr (ADDR), dout (part));
        initial begin
            $ dumpfaile ("dump. vcd"); $ dumpvars(1);
             CLK=0;
            EN=1; #2; EN=0; WE=0;
            ADDR=56110013
            Din=8/6/11/0000; #5;
            ADDR = 516001013
            Din= 816 01010000; #5;
            ADDR= 5'611001 3#53 $ finish; end
    always #2 CLK=WCLK;
```


endmodule



Read Signal (RE), Address line (A), Select Line (EN'active

low), Data O/P(DO).

from which we can only nead but can't write on it. A ROM stores such instructions that are required to start a computer. This operation is referred to as "bootstrap'. Here, we are designing 16x4 bit ROM which has 4 address and 4 data lines. ROM cell can be activated by setting EN at zero as this is active low. ROM cell can read data by setting the value of RE at O.



EN	RE	MODE	POWER
H	X	Not Selected	standby
L	L	Read	Active
L	H	Not Selected	

module rom-module (input re, input elk, input eur, input [3:0]a,
output [3:0] dout);

```
reg [3:0] dout;

reg [3:0] rom [15:0];

always @ (posedge clk)

begin

fre == 0 2d en == 0) begin

dout <= rom[a]; end
```

end initial begin rom [4'60000] = 4'60000 5 rom [4' 6 0001] = 406001 rom [4/60010] = 4/60010; rom [4/60011] = 4/60011; rom [4'60100] = 4'60100; rom [4'6010] = 4'601013 rom [4'bollo] = 4'bollo's rom [4'60111] = 4'60111; rom [4/6 1000] = 4/61000; rom[4/6 1001] = 4/6 1001; rom [4/6/010] =4/6/010; rom [4/6/011]=4/6/0113 rom [4'6 1100] =4'6 1100; rom [4/6/10]=4/6/101; rom [4'b1110] =4'b1110; rom [4'b1111] = 4'b1111;


end endmodule

```
1) Testbench Code:
 module rom-module-tb();
      reg RE, EN, CLK;
      reg [3:0] A;
      rom-module unt (.re(RE), .clk (CLK), .en(EN), .a(A), .doubloo));
      heire [3:0]00;
           $ dumpfile ("dump. red"); $dump (1);
      initial begin
           CLK=0;
           EN=1; #2; EN=0;
           RE=1; #5;
           A = 4/61001; RE=0;
           A = 4160011; #5;
           A = 4161001; #5;
           A = 4/60101; #5;
           A = 4'b Olli; #5;
          $ finish;
      end
     dways #2 CLK=~CLK;
endmodule.
O Timing Diagram:
                           10 ns
                                            20ns
         ons
     CLK
      EN
     WE
   A[3:0]
          XXXX
                                          101
                                 1001
   DO[3:0]
                             11
                                    1001
                                           101
```

- various memory systems like RAM, RAM expansions, various memory systems like RAM, RAM expansions, ROM etc. We came to know that this memory modules are one of the most important parts of a computer are one of the most important parts of a computer system. We have learned various HDL terms also.
- Various memory systems like RAM, ROM etc. by using various memory systems like RAM, ROM etc. by using verilog code which fulfils conditions of COG. So, COG is justified.



16x4 BIT RAM




16x8 RAM USING 2 16x4 RAM



32x4 RAM USING 2 16x4 RAM



32x8 RAM USING 4 16x4 RAM



16x4 BIT ROM