
EXPERIMENT-4

- or Title: Combinational circuits
- a Objective: Implementation of combinational circuit
- a Course Outcome: co2
- 11 Bloom's Level: Evaluation

(4.1) 4x1 MUX

- Il Problem Statement: Write a verilog program that implements Multiplexer module (4XI MUX).
- Theory: Mux is a combinational logic circuit designed to switch one of several input lines designed to switch one of several input line by application through a single common output line by application of a control signal. It has maximum of 2nd data of a control signal lines and a single output inputs (n' selection lines and a single output line. One of these data inputs will be connected line. One of these data inputs will be connected line. One of these data inputs will be connected line. One of these data inputs will be connected line. One of these data inputs will be connected line. One of these data inputs will be connected line. One of these data inputs will be connected line. One of these data inputs will be connected line. One of these data inputs will be connected line. One of these data inputs will be connected line. One of these data inputs will be connected line. One of these data inputs will be connected line. One of these data inputs will be connected line. One of these data inputs will be connected line. One of these data inputs will be connected line. One of these data inputs will be connected line. One of these data inputs will be connected line.

Il Logic Diagram:



11 Truth Table:

Si	So	Y
L	L	To
L	++	I
14	L	T_2
H	H	I_3

S,, So -> Select lines Y > Output


I Design Code: module four-mux (input [3:0]i, input [1:0]s, output y); assign y=s[i]?(s[o]?a[3]:a[2]);(s[o]?a[i]:a[o]); endmodule

I Testbench code:

```
module four-mux-tb();
    reg [1:0]s; reg[3:0]I;
    wire Y;
   four-mux out (. s(s), .i(I), .y(Y));
      initial begin ;
      $ dumpfile. (" dump. rcd"); $ dumprars;
      S=2'b00; J=4'b0001; #5;
      S=2'601; I=4'60100; #5;
      S=2'b10; I=4'b0100; #5;
      S=2'bll; I=4'b0001; #5;
      S=21600 ; J=4161000 ; #5;
      S=2/601 ; J=4/60010; #5;
      3=2/610 3 3=4/61000 ; #5;
      S= 2'611 ; I=4'61000; #5:
     end
```

endmodule


& Timing Diagram:



(4.2) 8 X 1 MUX:

- 11 Problem Statement: Write a rerilog program to include previous module (4x1 MUX) to describe functionality of 8×1 MUX circuit.
- II Theory: MUX is a combinational logic circuit. designed to switch one of several input lines through a single common output line by applications of a control signal. Here, we are implementing a 8 XI MUX by using two 4 XI MUX and one 2 x1 Mux.

a Logie Diagram!



a Truth Table:

S2	S,	So	Y
L.	L	L	Io
L	L	H	I,
L	#	L	I_2
L	H	+1	T3
H	L	L	Iq
H	L	4	Ir
H	+	1	I
H	H	H	In

o Design Code!

module four-mux (input [3:0]i, input [1:0]s, output y);
assign y= s[i]? (s[o]? a[3]: a[2]):(s[o]?a[i]:a[o]);


endmodule
module two-mux (input a, b, s, output y);

assign Y=s? b:a;

endmodule

```
n Testbenen Code:
  module eight-mux-tb();
       reg [7:0]a;
reg [2:0]B;
       wire y1, y2;
  four-mux vut1(.a(a[3:0]), .s(s[1:0]), .y(y1));
  four-mux vut2(.a(a[7:4], .3(S[1;0]), .y(y2));
   two-mux vut3(.a(y1), .b(y2), .y(y), .s(s[2]);
     initial begin;
     $ dumpfile (" dump. rcd");
     $ dumprars;
     a = 1001/110;
     3=0003 #10;
    S = 001 3#10;
    S= 010; # 10;
     S= O11; #10;
    S= 100 ; # 10 ;
    S= 101; #10;
    S= 110 3 # 10;
    S= 111; #10;
    end
  endmodule.
```

I Timing Diagram:




(4.3) Decoder (3 to 8):

I Problem Statement: Write a venilog code to design, simulate and test a circuit of 3:8 decoder.

I Theory: A decoder is a combinational logic circuit that converts an n-bit binary input code to 2" output lines such that only one output line is activated for each one, of the possible combinations of input. Here, we are trying to implement a 3:8 decoder using Verilog code

e Logic Diagram:



11 TRUTH Table:

T2	II	IO	YO	YI	Y2	Y3	Y4	Y.5	46	Y7
L	1	1	Н	L	L	L	L	L	L	L
L		Н	1	Н	L	L	L	L	L	L
L	H	L	L	L	H	L	L	L	L	L
L	H	H	L	1	L	H	L	-	L	-
H	L	L	L	L	L	L	H	L	L	L
H	L	H	L	1	L	L	L	H	L	1
H	H	L	L	L	L	L	L	L	H	1
H	H	H	1	L	L	L	L	L	L	#1

Design code:

module decoder (input [2:0] i, output [7:0] y);

assign y[0] = (
$$\sim$$
i[2]) & (\sim i[1]) & (\sim i[0]);

assign y[1] = (\sim i[2]) & (\sim i[1]) & (\sim i[0]);

assign y[2] = (\sim i[2]) & (i[1]) & (\sim i[0]);

assign y[3] = (\sim i[2]) & (\sim i[1]) & (\sim i[0]);

assign y[4] = (i[2]) & (\sim i[1]) & (\sim i[0]);

assign y[5] = (i[2]) & (\sim i[1]) & (\sim i[0]);

assign y[6] = (i[2]) & (\sim i[1]) & (\sim i[0]);

assign y[7] = (i[2]) & (\sim i[1]) & (\sim i[0]);

endmodule

a Testbench Code:

module de coder-tb(); reg [2:0] I; Wire [7:0] Y;


decoder out (.i(I), .y(Y));
initial begin

\$ dumpfile (" dump. vcd"); \$dumprars;

I= 3'b000; #10; I= 3'b010; #10; I= 3'b010; #10; I= 3'b100; #10; I= 3'b100; #10; I= 3'b110; #10; I= 3'b111; #10; end

endmodule

n Timing Diagram:



a Discussion!

In this experiment, we have implemented various combinational circuits like 4x1 MUX, 8x1 MUX, 3:8 Decoder etc. We have also learned various coding terms in Verilog.

combinational circuits like decoders, multiplexers etc. So, co2 is justified.

11 guestionairres:

(4.1) What is the difference between following 2 lines of verilog code? #5a=b a=#56

ANS) # 5a=b3 In this line, it waits 5 time units before doing the action for 'a=b'.

a=#563

In this line, the value of b is calculated and stored in an internal temporary register. Then it waits 5 time units and assign stored value to a.

- (4.2) What do you mean by continuous assignment?
- And Continuous assignments are the most basic assignments in dataflow modelling. Confinuous assignments are used to model in combinational logics. It doires values into the nets.

wire out; assign out = ln-A & ln-B;


Continuous assignment 'out' is a net Both ln-A and In-B are nets.

(4.3) for the following reallog code statement: wire. [7:0] A; wire B; assign B= 'A;

If the value of A is 16'b 10110011. What will be. the value of { A[4:3], 3{B}?? ?


(a) 5'b10111, as A[4:3]='10', B='1'.

EPWave ___ ;



Note: To revert to EPWave opening in a new browser window, set that option on your user page.


4x1 MUX



Note: To revert to Er Wave opening in a new browser window, set that option on your aser page

PWave

3:8 DECODER



Note: To revert to EPWave opening in a new browser window, set that option on your user page.

8x1 MUX