Experiment 2


- II Title: Ternary Operator.
- 11 Objective: Introduction to Termany Operator
- I Cowase Outcome: co6
- I Bloom's Level: Comprehension

(2.1) TRISTATE BUFFER

- 1 Problem statement: Write a verilog program to design simulate and test a circuit of trustate buffer having following properties: Take 1 bit input as I, Control input (CNT), output is Z.
- I Theory: A traistate buffer can be thought as an input control switch with an output that can be electronically twented 'ON' or 'OFF' by means of an external control signal input.

Here, we are designing an trustate buffer with active low control signal and non-inverted output pont terminals.

a Logic Diagram:



11 Truth Table:

OUTPUT CONTROL (CNT')	I	Z		
L	L	L		
L	H	+		
Н	×	Hi-Z		

I: input
Z: output

Il Design Code:

```
module traistate_buffer (i, cnt, z)

input i, cnt;

output z;

assign z = (~cnt)? i: 1'bz; // active low o/p control

endmodule

// non-inverted o/p
```

1 Testbench Code:

endmodule

```
module trustate - buffer-tb();

reg il, cnt1;

wire z1;

trustate buffer out (.i(il), .cnt (cnt1), .z(z1));

initial begin

$ dumpfile ("dump. vcd"); $ dumprars;


il = 0; cnt1 = 0; # 10;

il = 1; cnt1 = 0; # 10;

il = 0; cnt1 = 1; # 10;

il = 1; cnt1 = 1; # 10;
```

11 Timing Diagram.



(22) 4-BIT UNIDIRECTIONAL BUS.

Theory: A computer bus is used by epu to communicate with devices contained within a computer. Here, we are doing an unidirectional bus circuit where data flows only in one direction. It is obtained by joining tristate buffers. When control signals is in active low state buffers. When control signals is in active low state data flows through this unless it acts as an short data flows through this unless it acts as an short circuited wire. So, no data can flow in reverse direction circuited wire.

D Logic Diagram:

IS IZ II TO

OUTPUT CONTROL

(CNT')

73 72 71 70

I Function Table:

OUTPUT	T 3	T2	II	IO	z3	72	ZI	ZO
L	L	L	L	L	L	L	L	L
L	L	H	11	L	L	H	H	L
L	H	L	H	L	Н	L	1-1	L
L	L	L	4	H	L	L	14	14
H	×	X	X	X	HiZ	HiZ	HiZ	HIZ
L	H	L	L	L	H	1	L	L
14	X	X	×	X	HiZ	HIZ	HiZ	HiZ

Design Code:

module trustate-buffer (i, cnt, z);
input i, cnt;

output z;

assign z = (~cnt)? a:1'bz; 1/ active 10w control i/p

endmodule

module four-bit-bus (input 10, il, 12, 13, ent1, output 20, 21, 22, 23);

tristate-buffer fl (i0, cnt1, z0); tristate-buffer f2(i1, cnt1, z1); tristate-buffer f3 (i2, cnt1, z2); tristate-buffer f4(i3, cnt1, z3);

endmodule

o Testbench Code:

module four-bit-bus-tb(); reg IO, II, I2, I3, CNT; wire ZO, ZI, Z2, Z3;

```
four-bit-bus out (.io(IO), .il(II), .i2(I2), .i3(I3),

.cnt1(cNTD), .zo(zo), .zl(zl), .z2(z2),

.z3(z3));

initial begin;
```

\$ dumpfile ("dump. red"); \$ dumprars;

Io=1; I1=0; I2=0; I3=1; CNT=0; #30;

Io=1; I1=0; I2=0; I3=1; CNT=1; #30;


Io=1; I1=0; I2=0; I3=1; CNT=1; #30;

Io=0; I1=1; I2=1; I3=0; CNT=1; #30;

I0=0; I1=1; I2=1; I3=0; CNT=1; #30;

endmodule

I Timing Diagram:



to Conclusion: In this experiment, we have implemented a tristate buffer and a 4 bit unidirectional bus un Verilog code. We also learned the use of ternary Operators in Verilog codo.

I guestionairres:

(1.1) Difference between blocking and non-blocking anignments. Non-blocking Assignments

Any Blocking Assignments

- · In blocking assignments, the evaluation of expression on the RHS is updated to the LHS variable autonomously based on the delay value. (Either Oif delay specified or scheduled as a future event if a mono value is specified)
- · Recommended to use within combinational always blocks
- · Represented by '= operator sign b/w LHS and RHS.

Non-blocking assignment to LHS is scheduled to occur when the next evaluation cycle occurs in simulation and not immediately updates are not available immediately within same

Recommended to use within sequential always blocks.

time unit.

Represented by 12=10 perator sign blw LHS and RHS.

(1.2) write a Verilog Code to swap contents of two registers with and without a temp register.

Any with Temp register (using blocking axignment) always @ (posedge dock); begin; temp=b;

a = temp;

Without temp register (using non-blocking anign)

always @ (poseage clock) a {= b;

b < = a ;

end

(13) Difference between === and ==?

Ans)

· Used for comparison b/w 2 variables but this will check strict type, means it will check data types and compare the values.

· It tests 4 states logical equality (tests for 1,0, zandx)

Used for comparison b/w 2 variable irrespective of datatypes of variables

It tests for logical equality (tests for 1,0 rall other in n)

II Justification of CO:

In this experiment, we have implemented a tristate buffer and an unidirectional bus system by using Verilog code. He also learned about ternary operators in Verilog. So, c06 is justified.