
Name-Moitrish Maity Dept-CSE ROU-48 4th Sem

## EXPERIMENT-13

- a Title: Arithmetic and Logical Unit (ALU)
- " Objective: Implementation of ALU
- 11 Course Outcome: co6
- a Bloom's Level: Comprehension
- Problem Statement: Write a verilog program to implement an 8 bit ALU which will perform following function table.
- Theory: Arithmetic logic unit (ALV) is an important part of microprocessor. In digital processors togical and withmetic operation executes using ALV. In this experiment we have implemented a 8 bit ALV circuit experiment we have implemented a 8 bit ALV circuit using Mux's and parallel addens. Based on selection using Mux's and parallel addens. Based on selection lines of every Mux; a specific anithmatical or logical operation is selected and wexecuted.

## a Logic Diagram:



OPLODE	OPERATION	REMARKS
LLL	A-B	without
LLH	A+B	w/o carry
LHL	A+B+Cin	with earny
144	A-B-Cin	with carry
HLL	AAB	xor operation
HLH	~B	NOT operation
HHL	AlB	OR operation
HHH	ALB	AND operation

(A & B are 2 8 bit no.) OPCODE S2 S, S0

o Design Code !

module mux: 401 (input a0, input a1, input a2, input a3, input [i:o]s, output y);

assign y= s[i]? (s[o]? a[3]: a[2]): (s[o]? a[i]: a[o])?

module mux-2+01 (input a, input b, input s, output y); assign y=s?b;a;

endmodule

module full-adder (input a, b, c, output s, cout) 3

assign s=anbnc; assign c-out=(a&b)1(c&(anb));

module adder-subtractor (input [T:0]a, input [T:0]b, input co, output (7:0]s, output cout);

wire c1, c2, c3, e4, e5, c6, c7; full-adder f1(a[o], b[o], c[o], s[o],c1); full-adden \$2(a[1], b[1], c[1], s[1], c2); full-adder f3 (a[2], b[2], c[2], s[2], e3); full adder \$4 (a[3], b[3], c[3], s[3], c4); full-adder 15 (a[4], b[4], c[4], s[4], c5);

```
full-adden f6 (a[5], b[5], c5, s[8], c6);
     full-adder f7 (a[6], b[6], c6, S[6], c7);
     full-adder 18 (att), 6[7], c7, s[7], cout);
endmodule
module arithmetic (input [7:0] a, input [7:0] b, input ein, input [1:0] sel, output [7:0] out o, output cout);
    wire [7:0] yo;
    wire carry;
                 uut 1 (~ b[0], b[0], b[0], ~ b[0], sel [1:0], yo[0]);
    mux-4 tol
                  vut2 (~ b[1], b[1], b[1], ~ b[1], sel[1:0], yo[1];
    mux -4 to 1
                  uut3 (~b[2], b[2], b[2], ~b[2], sel[1:0], yo[2]);
    mux -4 to 1
                  uuts (~ b[3], b[3], b[3], ~ b[3], sel [1:0], yo[3]);
    mux_4 to 1
                  uuts(~ 6[4], 6[4], 6[4], ~ 6[4], sel[1:0], yo [4];
    mux-4 to1
                 uute (~6[5], 6[5], 6[5], ~6[5], set[1:0], yo[5]);
    mux-4 to 1
                 uut 7 (~ b[6], b[6], b[6], ~ b[6], Sel[1:0], 40[6]);
    mux-4 to 1
                vut 8 (~b[7], b[7], b[7], ~b[7], sel [1:0], yo[7]);
     mux-4 to 1
              carny = (sel[1] 1 sel[0]) ? cin: (wcin);
    assign
    adder-subtractor xx1(a[7:0], yo[7:0], carry, outo[7:0], cout);
endmodule
                                                   input [2:0]sel,
module logical (input [7:0]a, input [7:0]b, output [7:0]outi);
                uts ((a[o] 1 b[o]), (~b[o]), (a[o] | b[o]), (a[o] 2 b[o]),
                                     sel[1:0], out1[0])3
   mux-4 to1
                 ut 2 ((a[1] nb[1]), (~b[1]), (a[1] [b[1]), (a[1] & b[1]),
   mux-4 to 1
                                         sel[1:0], out 1[1]);
                ut 3 ((a[2] 1 b[2]), ( 1 b[2]), (a[2] | b[2]), (a[2] & b[2]),
   mux-4tol
                                         sel[1:0], out 1[2]);
                 ut4((a[3] nb[3]), (nb[3]), (a[3] | b[3]), (a[3] 2 b[3]),
   mux-4tol
                                          sel[1:0], out 1[3]);
                 uts ((a[4] 1 b[4]), (~b[4]), (a[4] | b[4]), (a[4] 2 b[4]),
   mux_4+01
                                           sel [1:0], out [4]);
               utc ((a[s] ~ b[s]), (~ b[s]), (a[s] 6[s]), (a[s] 2 6[s]),
                                           sel[1:0], out 1[5]);
```

```
MUX-4+01 U+7((a[6] 16[6]), (~6[6]), (a[6]16[6]), (a[6]2 46]),
                                        sel[1:0], out [6]);
     mux-4+01 ut 8 ((a[7] 1 b[7]), (16[7]), (a[7] 1 b[7]), (a[7] 4 b[7]),
                                       sel [1:0], out [7]);
module alu (input [7:0]a, input [7:0]b, input ein, input[2:35el,
endmodule
                         output [7:0]out, output [7:0]out 1, output
                                    [7:0] outo, output cout) 3
   arithmetic fi (a[7:0], b[7:0], cin, sel [1:0], outo[7:0], cout);
    logial +2 (a[7:0], b[7:0], sel[1:0], out1[7:0]);
   mux-2 tol vuti (outo[o], outi[o], sel[2], out[o]);
               vut2 (outo[1), out1[1], sel [2], out[1]);
    Mux-2 tol
   mux-2 tol vvt3 (outo[2], out [2], sel [2], out [2]);
    mux-2101 vul-4 (out 0[3], out [3], sel [2], out [3]);
    mux-2+01 vvt 5 (out 0[4], out 1[4], sel [2], out [4]);
    mux -2+01 vut6 (out0[5], out1[5], sel[2], out[5])
    Mux-2 to1 vut7 (outo[6], out 1[6], sel [2], out [6]);
    Mux-2+or vut 8 (out 0[7], out [7], sel [2], out [7]);
endmodule
1 Testberch Code:
 module aly to();
      reg [7:0]A;
      reg [7:0]B;
      reg CIN's
     70g [2:0] SEL;
     wine [7:0] OUT;
     alu vut (.a(A), .b(B), .cin(CIN), .sel(SEL), .out(OUT), .cout(C-OUT));
           $ dumpfile (" dump. red"); $ dumprans(1);
     initial begin
           A = 8'5 1111 0000;
           A = 8' 600001111:
           CIN=0
           SEL=3'6000; #53
```

```
SEL=3'b001; #5;

CIN=1;

SEL=3'b010; #5;

SEL=3'b011; #5;

CIN=0;

SEL=3'b100; #5;


SEL=3'b110; #5;

SEL=3'b111; #5;

SEL=3'b111; #5;
```


endmodule

D Timing Diagram :



B Disussion: In this experiment, we have implemented a soit ALU circuit using 4XI and 2xI MUX and a parallel adder. Subtractor module. We came to know that this adder. Subtractor module we came to know that this ALU works as a processing unit in computer system. We have learned various HDL terms also.

nave lewiner of co: In this experience we have designed of stustification of co: In this experience we have designed an ALU circuit which is one of the most important an ALU circuit which is one of the most important processing element in a computer system. We made processing element in a computer system.



Note: To revert to EPWave opening in a new browser window, set that option on your user page.