### Name-Moitrish Maity Roll-48 2nd Yr CSE


#### EXPERIMENT-10

- 11 Title: Counters
- Objective: Implementation of Counters.
- a Course Outcome: CO3
- Bloom's Level: Analyzing
- Problem Statement: Write verilog programs to design, simulate and test the following counters:
  - A) 4-bit updown counter c) Mod 10 counter B) Ring Counter
  - B) Random counter
  - E) Johnson counter.

# (A) 4-bit Up-Down Counter

17 Theory: 4bit up-down counter is a sequential circuit made up of jour Tor JK ff's. Depends upon the control signal, (M) counter value increases or decreases at applying of positive edge of clock. Here, we use M=1 for down counter and M=0 for up counting operation.

# a Logic Diagram:



#### I Function Table:

M	PRESENT STATE				NEXT STATE			
	83	Q <sub>2</sub>	Q1	90	93+	82+	91	got
L	L	L	L	L	L	L	L	H
L	L	L	L	Н	L	L	+	L
L	L	L	H	L	L	L	H	H
L	L	L	H	H	L	#	L	L
L	L	H	L	L	L	H	L	H
H	L	H	L	Н	1	Н	L	L
1+	L	Н	L	L	L	L	H	4
H	L	L	#	H	L	L	H	L
H	L	L	H	L	L	1_	L	Н
H	L	L	L	H	L	L	L	L


M=H -> DOWN

begin q <= 0; end

endmodule

```
module up-down (input 1st, input clk, input m,
                       output [3:0]9, output [3:0]9bar);
   t-ff- f1 (1, elk, rst, q[0], qbar[0]);
   t-ff f2 [((q[0]& ~m)] (qban[0] & m)), (lk, rst, q[1]
                                               9 bar [1]);
   t-H- +3(((9[0]&9[i]&~m))(9ban[0]&9ban[i]&m)),
                                clk, rst, 9[2], 9bar [2]);
   t-H- H4 (((9[0] & 9[1] & 9[2] & ~m) | (9bm(0] & 9ban[1] &
                        qbar[2] & m)), clk, rst, q[3], qbar[3]);
endmodule
a Testbench Code:
 module up-down-tb();
     try RST, CLK, M;
     Wire [3:0] 8;
     up-down out (. rst(RST), . clk(CLK), . m(M), . 9(9));
       initial
          begin
               $ dumpfile ("dump vcd"); $ dumprars (1);
               CLK=Q;
              RST=0;
               M=0; #15;
               RST=1; #2;
               RST = TO
               M=0; #7;
               M=1; #50;
              $ finish;
             #2 CLK=NCLK;
 endmodule.
```

# 1 Timing Diagram:



## B Random Counter


Theory: Random counter is a sequential circuit made up of four 'T' or 'Jk' Is. In case of random counter, there is no constant sequence of numbers. Here, we can design the sequence of numbers which we want to show. As here, we design a random we want to show. As here, we design a random counter which counts  $0 \rightarrow 1 \rightarrow 3 \rightarrow 5 \rightarrow 7$  sequencing order.

# 1 Function Table:

PRESENT STATE				NEXT STATE				
93	032	0,1	80	93+	92+	91+	90+	
L	L	L	L	L	L	L	H	
L	L	L	++	L	L	++	+1	
1	L	#	#	L	H	L	H	
L	H	L	H	L	H	H	+1	
L	H	H	+1	L	L	L	L	

```
I Design Code:
  module random (input est, input elk, output [3:0] 9,
                                        output [3:6] 9bar);
    t-ff f1 (((~9[3] &~9[2] &~9[i] &~9[o]) | (~9[3] &
                  9[2] & 9[1] & 9[0])), elk, rst, 9[0], 9ban[0]);
     t-ff f2 ((~9[3] & 9[0]), elk, rst, 9[i], 9bar[i]);
    t-ff f3 ((~2[3] & 9[i] & 9[0]), clk, rst, 2[2], qban[2]);
    t-Af f4 (0, clk, rst, 9[3], qbar [3]);
 endmodule
I Testberch Code:
  module random_tb();
       reg RST, CLK;
       wire [3:0] Q;
      . random uut (.rst(Rst), .clk(CLK), q(B));
           initial begin
               $ dumpfile ("dump.red"); $dumprans(1);
                CLK=0 '
                 RST=0 ; #12;
                 RST=1 ; # 2;
                 RST=0 ; # 50;
           end $ finish;
       always #2 CLK=NCLK;
  endmodule
```

# ITiming Diagram:



#### @ Mod-10 Counter!

Theory: MOD counters are cascaded counter circuit which count to a set modulus value before resetting. For Mod 10 counter, 4T ff's are connected together with a synchronous clock pulse. This counter counts out to 1001. After 1001, it goes again to '0000' and this cycle continues.


# 1 Logic Diagram!

#### & Function Table!

PRESENT STATE				NEXT STATE				
	83	82	031	90	B3 +	B2+	9,7	3,4
	L	L	L	L	L	L	L	H
	1	L	L	++	L	L	44	L
	L	L	H	L	L	L	44	14
	L	L	H	#	L	H	L	1
	_	1-4	L	L	L	11	L	H
	L	11	L	H	L	H	++	1
	1	H	H	L	1	14	4	14
	L	H	++	+1	H	L	L	4
	H	L	L	L	14	L	L	+4
1	H	L	L	H		1	L	L

```
* Design Code:
 module mod-10 (input rst, input clk, output [3:0] 2, output
                                                 [3:0] q bar);
    t-ff- f1(1, clk, ((~9[0] &9[1] & ~9[2] & 9[3]) | rst), 9[0],
                                      9 bar [0]);
    t-ff f2 (9[0], elk, ((~9[0] 7 9[1] 2 ~9[2] 29[3] | rst), 9[1],
                                       9 bar[1]) 1
    t-H- +3 ((9[i] & 9[o]), ck, 11~9[o] & 9[i] & ~9[2] & 9[3] | rst),
                                      9[2], qbar[2]);
    t-H- +4((2[2] &2[1] &2[0]), elk, ((~2[0] &2[1] &~2[2] &
                                   9[3] rst), 9[3], 96an[3]);
  endmodule
I Testbench Code:
  module mod-10-tb();
       reg RST, CLK;
       wire [3:0] Q;
       mod-10 uvt (. rst(RST), . uk (elk), .9(9));
         initial begin
              $ dumpfile ("dump.rcd"); $ dumprars (1);
              CLK=01
              RST=0; #15;
              RST=1', #2;
              RST = 0 ; #50;
              5 finish;
        end
      always #2 CLK=~(LK;
 endmodule
```

### OTiming Diagram:



# D Ring Counter:

of flipflops connected into a shift register, with the output of the last flipflop fed to the input of the first, making a ring structure. Here we make a ring counters with outputs 0001 -> 0010 -> 0100 -> 0000 -> 0001.

## 11 Logic Diagram:

RESET.

CLK

R

CLK

R

G

(LSB) 
$$9_0$$
 $9_1$ 
 $9_2$ 
 $9_3$ 


(MSB)

#### or Function Table:

PR	ESEN	T ST	ATE	NEXT STATE				
93	92	81	90	93+	92+	9,+	90+	
L	L	L	H	L	L	H	L	
L	L	H	L	L	H	L	L	
L	H	L	L	Н	L	L	L	
H	L	L	L	L	L	L	H	

```
11 Design Code:
 module ring-counter(clk, rst, 9);
       input ciky rst;
       Output [3:0] 9;
       wire clk, 1st;
       reg [3:0] q = 4'60001;
       always @ ( poseage clk or poseage rst)
           begin
if (erst) begin
                 9 <= 9 << 1; 9 [0] <= 9 [3]; end
              else
                  9 <=4/600013
  endmodule
11 Testbench Code
 module ring-counter-tb();
       reg CLK, RST;
       ring-counter vut (-clk(CLK), . rst(RST), . 9(9));
           initial begin
                $ dumpfile ("dump. red");
                $ dumprars (1);
                CLK=0;
                RST = 1; #5;
                RST=0; #50;
                RST = 1; #5;
                RST=0; #20;
               $ finish;
           end
          always #5 CLK = NCLK;
  endmodule
```


## I Timing Diagram:



#### ( Johnson Counter

of the first the Johnson counter is a type of counter composed of the first the output of last the first has '2n' no, of states.

# 1 Logic Diagram:



#### or Function Table:

PRESENT STATE				NEXT STATE				
83	82	91	96	93+	92+	9,4	90	
L	L	L	L	H.	L	L	L	
H	L	L	L	14	+	L	L	
H	H	L	L	H	H	H	1	
H	H	H	L	14	H	14	H	

### 1 Design Code:

module johnson-counter (clk, rst, q);

input clk, rst;

output [3:0] q;

wire clk, rst;

reg [3:0] q = 4'b0000;

always @ (posedge clk)

begin

if (!rst) begin

q < = q>71;

q[3] <= ~q[0];

end

else 9 L = 4' b 0000; end

endmodule

### I Testberch Code:

module johnson-counter-tb();

reg clk, RST;

wire [3:0] &;

johnson-counter vvt(.clk(clk), rst(RST), .9(3));

initial

begin

begin

\$ dumptile ("dump.ved"); \$dumpvals(1);

RST=0; #50;


\$ finish;

end

always #2 CLK=NCLK;


endmodule

# Timing Diagram:



Discussion! In this experiment, we have implemented various types of counters — up-down counter, random counter, ring counter, mod 10 counter and johnson counter. We have also learned various HDL terms.


Justification of co: In this experiment, we have designed various sequential circuits and used some sequential modules in those circuits, which fulfils sequential modules in those circuits, which fulfils the conditions of cos. So, cos is justified.




**UPDOWN COUNTER** 




#### **RANDOM COUNTER**



**MOD 10 COUNTER** 



#### RING COUNTER



JOHNSON COUNTER