
Name-Moitrich Maity Roll-48 Dept-CSE 4th Sem.

EXPERIMENT-14

- o Title: Moore FSM sequence détector.
- a Objective: Implementation of sequence detector
- 1) Course outcome: (05
- b Bloom's Level: Knowledge
- Sequence from a binary digital input and output of the FSM goes night only when a '1011' sequence is detected. Write a verilog code to design and test the FSM circuit.
- from a digital input and output of the FSM goes high only when (1011's equence is detected. The state diagram of Moore FSM for '1011's equence is show here—



It is only noted that Moore FSM output only depends on the current state of the FSM.

1 Logic Diagram:

Reset. Sequence Detector

CLK. Sequence Detector

(1011)

Function Table:

CLOCK PULSE	SEQUENCE IN	DETECTOR OUT
1	1	1
1	H	Ĺ
1	L	L
1	H	L
1	H	+1
1	L	L
1	14	L
1	H	H

11 Design Code!

```
module sequence-detector (input in, output out, input clk,
                                                 input rst);
   reg [2:0] current = 0 3
   reg out=0;
   always @ (posedge rst) begun
       current <= 0;
       out = 0;
   end
   always @ (posedge clk) begin
       case (current)
            0: if (in==1) begin
                  current <=1; and
             1: if (in==0) begin
                  current <= 2°, end
            2: if (in==0) begin
current <=0; end
                else begin
                      current L= 3; end
            3; if (in == 0) begin
                   current <= 2 , end
                else begin
                      current <= 4;
                      out (=1', #2 out (=0; end
               if (in == 0) begin
                  current <= 2; end
```

else begin rent (=1; end deaulti current <= 0', endmodule

```
D Testberch Code:
 module dequence detector_tb();
     reg IN; reg CLK; reg RST;
    sequence-detector out (·in(1N), out(out), ak(esk), rst(RST));
           $ dumpfile ("dump vcd"); $ dump vars (1);
    initial begin
           CLK=0;
           RST=1; #2;
           RST=03
           JN21 , #41
           IN=0 ; #4;
           IN=1; #4;
           IN=1 ) # 4;
           IN=0;#4;
           IN=1;#4;
            IN=1;#4;
            IN= 0; #10;
           $ finish;
     end
     always # 2 CLK=NCLK3
endmodule
I Timing Diagram:
     CLK
     RST
Discussion: In this experiment, we have implemented a
 FSM sequence detector which can detect a sequence of
 1011. We came to know that this sequence detector
 can be used in many real life situations. With this,
```

we have learned various HDL terms also.

implemented a FSM seguence detector, which was basically a little bit unknown and new problem to us. We also have tested the feasibility and functionality of this circuit, using verilog HDL functionality of this circuit, using verilog HDL code, which fulfils me conditions of cos. Hence, code, which fulfils me conditions of cos.



Note: To revert to EPWave opening in a new browser window, set that option on your user page.

MOORE FSM '1011' SEQUENCE DETECTOR