lab1

ALU模块代码

```
lab1 > src > ≡ alu.v
       module alu (a,b,aluc,s,z);
          input [31:0] a,b;
          input [3:0] aluc;
          output [31:0] s;
          output
          wire z;
          wire [31:0] s;
          assign s = (aluc == 4'b0000)? a + b:
                      (aluc == 4'b1000)? a - b:
                      (aluc == 4'b0111)? a & b:
                      (aluc == 4'b0110)? a | b:
                      (aluc == 4'b0100)? a ^ b:
                      (aluc == 4'b0010)? b
                      (aluc == 4'b0001)? a << b:
                      (aluc == 4'b0101)? a >> b:
                      (aluc == 4'b1101)? $signed($signed(a) >>> $signed(b)):
                      0;
         assign z = (s == 0);
          reg [31:0] s;
                    casex (aluc) //
                      4'b00000: s = a + b;
                                                       //0000 ADD
                                                       //1000 SUB
                      4'b1000: s = a - b;
                                                       //0111 AND
                      4'b0111: s =
                      4'b0110: s =
                                                       //0110 OR
                                                      //0100 XOR
                      4'b0100: s =
                      4'b0010: s = b:
                                                      //0010 LUI:{lui_imm ,12'b0}
                      4'b0001: s =
                                                      //0001 SLL: rd <- (rs1 << rs2)
                      4'b0101: s =
                                                      //0101 SRL: rd <- (rs1 >>rs2) (logical)
                                                       //1101 SRA: rd <- (rs1 >> rs2) (arithmetic)
                      4'b1101: s =
38
                    else z = 0;
             end
       endmodule
```

ALU实例化

```
1 //例化alu

43 alu alu_inst(

1 .a(32'h80000005),

2 .b(alub),

3 .aluc(aluc),

4 .s(aluout),

5 .z(zero)

6 );
```

例化的指令ROM



