

Copyright © 2021 Servier Inc. All rights reserved

Signal name	Effect when deasserted	Effect when asserted
RegDst	The register destination number for the Write register comes from the rt field (bits 20:16).	The register destination number for the Write register comes from the rd field (bits 15:11).
RegWrite	None.	The register on the Write register input is written with the value on the Write data input.
ALUSrc	The second ALU operand comes from the second register file output (Read data 2).	The second ALU operand is the sign- extended, lower 16 bits of the instruction.
PCSrc	The PC is replaced by the output of the adder that computes the value of PC + 4.	The PC is replaced by the output of the adder that computes the branch target.
MemRead	None.	Data memory contents designated by the address input are put on the Read data output.
MemWrite	None.	Data memory contents designated by the address input are replaced by the value on the Write data input.
MemtoReg	The value fed to the register Write data input comes from the ALU.	The value fed to the register Write data input comes from the data memory.

Copyright © 2021 Elsevier Inc. All rights reserved

- Selecting the operations to perform (ALU, read/write, etc.)
- **Controlling the flow of data (multiplexor inputs)**
- Information comes from the 32 bits of the instruction
- **Example:**

add \$8, \$17, \$18 **Instruction Format:**

000000	000000 10001		10010 01000		100000	
				_		
op	rs	rt	rd	shamt	funct	

ALU's operation based on instruction type and function code

- e.g., what should the ALU do with this instruction
- Example: lw \$1, 100(\$2)

35	2	1	100

op rs rt	16 bit offset
----------	---------------


ALU control input

```
0000
      AND
0001
      OR
0010
    add
0110 subtract
0111 set-on-less-than
```


- Must describe hardware to compute 4-bit ALU control input
 - given instruction type

- function code for R-type
- Describe it using a truth table (can turn into gates):

ALU		F	unc	Operation				
ALUOp1	1 ALUOp0		F4	F3	F2	F1	F0	
0	0	Χ	Χ	Χ	Χ	Χ	Χ	0010
0	1	Χ	Χ	Χ	Χ	Χ	Χ	0110
1	0	Χ	Χ	0	0	0	0	0010
1	0	Χ	Χ	0	0	1	0	0110
1	0	Χ	Χ	0	1	0	0	0000
1	0	Χ	Χ	0	1	0	1	0001
1	0	Χ	Χ	1	0	1	0	0111




Instruction	RegDst	ALUSrc	Memto- Reg	_			Branch	ALUOp1	ALUp0
R-type	1	0	0	1	0	0	0	1	0
lw	0	1	1	1	1	0	0	0	0
sw	Х	1	Х	0	0	1	0	0	0
beq	Х	0	Х	0	0	0	1	0	1




ALU		F	unc	Operation				
ALUOp1	ALUOp0	F5	F4	F3	F2	F1	F0	
0	0	Χ	Χ	Χ	Χ	Χ	Χ	0010
0	1	Χ	Χ	Χ	Χ	Χ	Χ	0110
1	0	Χ	Χ	0	0	0	0	0010
1	0	Χ	Χ	0	0	1	0	0110
1	0	Χ	Χ	0	1	0	0	0000
1	0	Χ	Χ	0	1	0	1	0001
1	0	Χ	Χ	1	0	1	0	0111

			Mento-	Reg	Mem	Mem			
Instruction	RegDst	ALLBro	Reg	Wfite	Read	Write	Branch	ALLQo1	ΑЩО
Reformat	1	0	0	1	0	0	0	1	0
lw	0	1	1	1	1	0	0	0	0
SW	Χ	1	Χ	0	0	1	0	0	0
beq	Χ	0	Χ	0	0	0	1	0	1


Simple combinational logic (truth tables)





Our Simple Control Structure

- All of the logic is combinational
- We wait for everything to settle down, and the right thing to be done
 - ALU might not produce "right answer" right away
 - we use write signals along with clock to determine when to write
- Cycle time determined by length of the longest path



Single Cycle Implementation

 Calculate cycle time assuming negligible delays except: memory (200ps), ALU and adders (200ps), register file access (100ps)

Instr	Instr fetch	Register read	ALU op	Memory access	Register write	Total time
lw	200ps	100 ps	200ps	200ps	100 ps	800ps
sw	200ps	100 ps	200ps	200ps		700ps
R-format	200ps	100 ps	200ps		100 ps	600ps
beq	200ps	100 ps	200ps			500ps

Cycle time determined by length of the longest path = 800ps

Single Cycle Problems:

- What if we had a more complicated instruction like floating point?
- Wasteful of area

Solution:

- Overlapping instructions (pipelining)