NAME:MOMNA KHURRAM QURESHI

SAP_ID:55430

LAB9:COMPUTER ARCHITECTURE

SUBMITTED TO:MA'AM AYESHA

CLASS WORK



Data Hex

Registers

Name	Width	Data
AC	16	0001
AR	12	E00
DR	16	F800
E	1	0
I	1	0
IR	16	E001
PC	12	006
S	1	1

AND.a

```
1   START:
2 INP
3 STA NUM
4 INP
5 AND NUM
6 OUT
7 HLT
8
9 NUM: .data 1 0
```

Addr Hex Data Hex

MAIN

Addr	Data
000	F800
001	6006
002	F800
003	0006
004	F400
005	E001
006	0000
007	0000
008	0000
009	0000
00A	0000
00B	0000
00C	0000
00D	0000
00E	0000
00F	0000
010	0000

```
EXECUTING...
Enter Inputs, the first of which must be an Integer: 1
Enter Inputs, the first of which must be an Integer: 1
Output:  1
EXECUTION HALTED NORMALLY due to the setting of the bit(s): [HALT-BIT]
```

TASK 1



Data Hex

Registers

Name	Width	Data
AC	16	0001
AR	12	E00
DR	16	0000
E	1	0
I	1	0
IR	16	E001
PC	12	006
S	1	1

OR.a

```
1 START:
2 INP
3 STA NUM
4 INP
5 OR NUM
6 OUT
7 HLT
8
9 NUM: .data 1 0
```

Addr Hex Data Hex

MAIN

Addr	Data
000	F800
001	6006
002	F800
003	3006
004	F400
005	E001
006	0000
007	0000
008	0000
009	0000
00A	0000
00B	0000
00C	0000
00D	0000
00E	0000
00F	0000
010	0000

```
EXECUTING...
Enter Inputs, the first of which must be an Integer: 0
Enter Inputs, the first of which must be an Integer: 1
Output:  1
EXECUTION HALTED NORMALLY due to the setting of the bit(s): [HALT-BIT]
```

TASK 2

Registers

Name	Width	Data
AC	16	FFFE
AR	12	E00
DR	16	0000
E	1	0
I	1	0
IR	16	E001
PC	12	006
S	1	1

```
START:
    INP
    STA NUM
    INP
    NAND NUM
    OUT
    HLT

NUM: .data 1 0
```

MAIN

Addr	Data
000	F800
001	6006
002	F800
003	4006
004	F400
005	E001
006	0000
007	0000
008	0000
009	0000
00A	0000
00B	0000
00C	0000
00D	0000
00E	0000
00F	0000
010	0000

```
EXECUTING...
Enter Inputs, the first of which must be an Integer: 1
Enter Inputs, the first of which must be an Integer: 1
Output:  -2
EXECUTION HALTED NORMALLY due to the setting of the bit(s): [HALT-BIT]
```

TASK 3



Data Hex

Registers

Name	Width	Data
AC	16	FFFF
AR	12	E00
DR	16	0000
E	1	0
I	1	0
IR	16	E001
PC	12	006
S	1	1

NOR.a

```
START:
    INP
    STA NUM
    INP
    NOR NUM
    OUT
    HLT

NUM: .data 1 0
```

Addr Hex Data Hex

MAIN

Addr	Data
000	F800
001	6006
002	F800
003	5006
004	F400
005	E001
006	0000
007	0000
008	0000
009	0000
00A	0000
00B	0000
00C	0000
00D	0000
00E	0000
00F	0000
010	0000

```
EXECUTING...
Enter Inputs, the first of which must be an Integer: 0
Enter Inputs, the first of which must be an Integer: 0
Output:  -1
EXECUTION HALTED NORMALLY due to the setting of the bit(s): [HALT-BIT]
```

TASK 4



Data Hex

Registers

Name	Width	Data
AC	16	0000
AR	12	E00
DR	16	0000
E	1	0
I	1	0
IR	16	E001
PC	12	006
S	1	1

XOR.a

```
1  START:
2      INP
3      STA NUM
4      INP
5      XOR NUM
6      OUT
7      HLT
8
9  NUM: .data 1 0
10
```

Addr Hex Data Hex

MAIN

Addr	Data
000	F800
001	6006
002	F800
003	7006
004	F400
005	E001
006	0000
007	0000
008	0000
009	0000
00A	0000
00B	0000
00C	0000
00D	0000
00E	0000
00F	0000
010	0000

```
EXECUTING...
Enter Inputs, the first of which must be an Integer: 0
Enter Inputs, the first of which must be an Integer: 0
Output:  0
EXECUTION HALTED NORMALLY due to the setting of the bit(s): [HALT-BIT]
```

TASK 5



Data Hex

Registers

Name	Width	Data
AC	16	FFFF
AR	12	E00
DR	16	0000
E	1	0
I	1	0
IR	16	E001
PC	12	005
S	1	1

NOT.a

```
1  START:
2      INP
3      STA NUM
4      NOT NUM
5      OUT
6      HLT
7
8  NUM: .data 1 0
9
```

Addr Hex Data Hex

MAIN

Addr	Data
000	F800
001	6005
002	8005
003	F400
004	E001
005	0000
006	0000
007	0000
008	0000
009	0000
00A	0000
00B	0000
00C	0000
00D	0000
00E	0000
00F	0000
010	0000

```
EXECUTING...
Enter Inputs, the first of which must be an Integer: 0
Output:  -1
EXECUTION HALTED NORMALLY due to the setting of the bit(s): [HALT-BIT]
```