# P7: MIPS 微体系——异常与中断

## 一、设计说明

1. MIPS 处理器应该支持 MIPS-C4 指令集。

MIPS-C4={LB, LBU, LH, LHU, LW, SB, SH, SW, ADD, ADDU, SUB, SUBU, MULT, MULTU, DIV, DIVU, SLL, SRL, SRA, SLLV, SRLV, SRAV, AND, OR, XOR, NOR, ADDI, ADDIU, ANDI, ORI, XORI, LUI, SLT, SLTI, SLTIU, SLTU, BEQ, BNE, BLEZ, BGTZ, BLTZ, BGEZ, J, JAL, JALR, JR, MFHI, MFLO, MTHI, MTLO,

2. 本次 MIPS 微系统需要支持的异常:

ERET, MFC0, MTC0}

表 1 需要支持的异常

ExcCode	助记符	描述
0	Int	中断
4	AdEL	取数或取指时地址错误
5	AdES	存数时地址错误
10	RI	不认识的(或者非法的)指令码
12	Ov	自陷形式的整数算术指令(例如 add)导致的溢出

## 二、微系统设计文档

## 1. CPO 设计

### (1) 模块接口定义

表 1 CPO 模块接口定义

文件	模块接口定义
	module cp0(
	input reset,
	input clk,
	input [4:0] A1,
cp0.v	input [4:0] A2,
	input [31:0] DIn,
	input [31:0] PC,
	input [6:2] ExcCode,
	input [5:0] HWInt,

```
input We,
input EXLSet,
input EXLClr,
input delayslot,
    /*************

output IntReq,
output [31:0] EPC,
output [31:0] DOut
);
```

### (2) 接口说明

表 2 CPO 接口说明

序号	信号	方向	描述
1	clk	I	时钟信号
2	reset	I	同步复位信号
			1: 复位
			0: 无效
3	A1	I	读 CP0 寄存器编号,执行 MFC0 指令时产生
4	A2	I	写 CP0 寄存器编号,执行 MTC0 指令时产生
5	DIn	I	执行 MTC0 指令时写入
6	PC	I	EPC 所用 PC 值
7	ExcCode	I	内部异常信号
8	HWInt	I	外部中断信号
9	We	I	CP0 写使能,执行 MTC0 指令时产生
10	EXLSet	I	用于置位 SR 的 EXL(EXL 为 1),流水线在 M 阶段产生
11	EXLClr	I	用于清除 SR 的 EXL(EXL 为 0), 执行 ERET 指令时产生
12	delayslot	I	分支跳转指令延迟槽标记位
13	DOut	О	执行 MFC0 指令时读出

## (3)功能定义

表 3 CPO 功能定义

序号	功能	描述
1	执行 MFC0 指令	reset 有效时, PC 被设置为 0x00003000
2	执行 MTC0 指令	时钟上升沿来临且 pc_en 有效时,PC 值更新为 nextPC
3	执行 ERET 指令	返回正常程序
4	进入异常处理程序	产生 IntReq 信号

## 2. 桥与 10 设计

## (1) 模块接口定义

表 4 模块接口定义

文件	模块接口定义
----	--------

```
module bridge(
    input [31:2] PrAddr,
    input [31:0] PrWD,
    input PrWe,
    input [31:0] DEV0_RD,
    input [31:0] DEV1_RD,
    /***********/
    output [31:2] DEV_Addr,
    output [31:0] DEV_WD,
    output DEV0_WE,
    output DEV1_WE,
    output [31:0] PrRD
    );
```

#### (2) 接口说明

表5接口说明

序号	信号	方向	描述
1	PrAddr	Ι	30 位地址值,为 ALU_Out 在 M 级的结果
2	PrWD	I	写入 DEV 的数据
3	PrWe	I	写使能信号
4	DEV0_RD	I	DEV0 数据
5	DEV1_RD	I	DEV1 数据
6	DEV_Addr	О	写入地址
7	DEV_WD	О	写入 DEV 的数据
8	DEV0_WE	О	写 DEV0 使能信号
9	DEV1_WE	О	写 DEV1 使能信号
10	PrRD	О	读取的 DEV 信号

#### (3)功能定义

表 6 功能定义

序号	功能	描述
1	连通 IO	沟通 CPU 与外设

### 3. 测试软件

#### 自动化 code 产生

```
@echo off
echo Assembling
java -
jar "Mars4_5.jar" "%1" 50000 db mc CompactDataAtZero a dump 0x00003000-
0x000003ffc HexText "code.txt"
```

```
java -
jar "Mars4_5.jar" "%1" 50000 db mc CompactDataAtZero a dump 0x00004180-
0x00004600 HexText "code_handler.txt"
```

#### (1) CPU 测试软件

```
.space 64
arr1: .space 64
.space 64
NO: srl $t0, $t0, 28
addi $t0, $t0, 64
andi $t0, $t0, 0xfffffffe
lhu $zero, 14($t0)
N1: ori $zero, $t1, 37505
N2: ori $t1, $t1, 1
divu $zero, $t1
N3: srl $t2, $t2, 10
N4: sllv $zero, $t1, $zero
N5: sra $t0, $t0, 28
lbu $t1, 78($t0)
N6: srl $t3, $t3, 28
addi $t3, $t3, 64
andi $t3, $t3, 0xfffffffc
sw $t0, 8($t3)
N7: sra $zero, $zero, 28
lb $t3, 68($zero)
N8: srl $t3, $t3, 28
addi $t3, $t3, 64
andi $t3, $t3, 0xfffffffc
sw $t2, 8($t3)
N9: srl $t2, $t2, 28
addi $t2, $t2, 64
sb $t0, 14($t2)
N10: bgtz $t0, N16
N11: sra $t0, $t0, 28
andi $t0, $t0, 0xfffffffc
lw $t2, 76($t0)
N12: j N156
```

```
N13: sub $t2, $zero, $t3
N14: sra $t1, $t2, 17
N15: mult $t3, $t0
N16: and $zero, $zero, $t0
N17: sra $zero, $zero, 28
andi $zero, $zero, Oxfffffffe
lh $t3, 72($zero)
N18: xori $zero, $t2, 41539
N19: ori $t2, $t2, 1
divu $zero, $t2
N20: srl $t3, $t3, 28
addi $t3, $t3, 64
lb $t3, 15($t3)
N21: ori $t2, $t2, 1
divu $zero, $t2
N22: slt $t0, $t2, $t3
N23: sra $t2, $t2, 28
lbu $zero, 67($t2)
N24: mtlo $t0
N25: srl $zero, $zero, 28
addi $zero, $zero, 64
lb $t3, 0($zero)
N26: lui $zero, 17273
N27: srl $t0, $t0, 28
addi $t0, $t0, 64
lbu $t2, 3($t0)
N28: add $t3, $t1, $t1
N29: addu $t1, $t1, $t3
N30: or $t2, $zero, $t0
N31: srl $t3, $t3, 28
addi $t3, $t3, 64
andi $t3, $t3, Oxffffffc
lw $zero, 8($t3)
N32: srl $zero, $zero, 28
addi $zero, $zero, 64
andi $zero, $zero, 0xfffffffc
lw $t0, 4($zero)
N33: beq $t3, $t1, N252
N34: srl $t3, $t3, 2
N35: addu $zero, $t1, $zero
N36: multu $t1, $zero
N37: srl $zero, $zero, 28
andi $zero, $zero, Oxfffffffe
```

```
sh $t3, 8($zero)
N38: add $t0, $t1, $t3
N39: srl $t2, $t2, 28
addi $t2, $t2, 64
andi $t2, $t2, 0xfffffffe
sh $zero, 0($t2)
N40: addi $zero, $t0, -12622
N41: srl $t1, $t1, 28
addi $t1, $t1, 64
lbu $zero, 2($t1)
N42: bgtz $t3, N222
N43: srl $t0, $t0, 28
addi $t0, $t0, 64
andi $t0, $t0, 0xfffffffe
sh $t0, 0($t0)
N44: srav $t2, $t0, $t1
N45: sub $t1, $t1, $t2
N46: bltz $t3, N218
N47: mtlo $t0
N48: jal N261
N49: sra $t0, $t0, 28
andi $t0, $t0, 0xfffffffe
sh $t2, 78($t0)
N50: srl $t2, $t2, 28
addi $t2, $t2, 64
andi $t2, $t2, 0xfffffffe
lh $t3, 0($t2)
N51: sra $t3, $t3, 28
lb $t2, 70($t3)
N52: srav $t3, $t1, $t2
N53: mthi $zero
N54: sltu $t3, $t0, $t2
N55: j N86
N56: sllv $t1, $zero, $zero
N57: and $t3, $t3, $zero
N58: or $t1, $zero, $t1
N59: slt $t1, $t3, $t1
N60: sra $t3, $t3, 28
lb $zero, 75($t3)
N61: srl $t3, $t3, 28
addi $t3, $t3, 64
sb $zero, 3($t3)
N62: slt $zero, $t2, $t3
N63: jal N270
```

```
N64: srav $t0, $t1, $zero
N65: addiu $t3, $t2, 62512
N66: srav $zero, $t3, $t3
N67: addiu $t2, $t2, 5344
N68: srl $t3, $t3, 28
addi $t3, $t3, 64
lbu $zero, 9($t3)
N69: blez $zero, N80
N70: mtlo $t0
N71: srl $t0, $t0, 28
addi $t0, $t0, 64
andi $t0, $t0, 0xfffffffe
lh $t1, 6($t0)
N72: srl $t3, $t3, 28
addi $t3, $t3, 64
andi $t3, $t3, 0xfffffffe
<u>lhu $t0, 6($t3)</u>
N73: sra $t1, $t1, 28
sb $t0, 79($t1)
N74: srl $zero, $zero, 28
addi $zero, $zero, 64
lbu $zero, 12($zero)
N75: srl $t3, $t3, 28
addi $t3, $t3, 64
lbu $t2, 6($t3)
N76: bgez $t3, N118
N77: mfhi $zero
N78: sra $zero, $zero, 28
andi $zero, $zero, Oxfffffffe
lh $t1, 78($zero)
N79: sltiu $t0, $t1, -23716
N80: la $ra, N160
jalr $t2, $ra
N81: mthi $zero
N82: ori $t0, $t0, 1
div $zero, $t0
N83: srl $t2, $t2, 28
addi $t2, $t2, 64
andi $t2, $t2, 0xfffffffe
sh $zero, 0($t2)
N84: sra $t3, $t3, 28
andi $t3, $t3, 0xfffffffc
lw $t3, 68($t3)
N85: sra $t3, $t3, 28
```

```
sb $t3, 75($t3)
N86: j N192
N87: sub $t1, $zero, $t3
N88: slt $t3, $t3, $t3
N89: srl $t1, $t1, 28
addi $t1, $t1, 64
andi $t1, $t1, 0xfffffffe
lhu $t0, 6($t1)
N90: mfhi $zero
N91: la $t3, N143
jr $t3
N92: mthi $t0
N93: xor $t0, $t2, $t0
N94: sltu $t0, $t0, $zero
N95: la $ra, N184
jalr $t1, $ra
N96: srl $t0, $t0, 0
N97: bltz $t1, N211
N98: xori $t0, $t1, 14807
N99: add $t1, $zero, $t0
N100: srl $t3, $t3, 28
addi $t3, $t3, 64
andi $t3, $t3, 0xfffffffe
sh $zero, 2($t3)
N101: sra $t1, $t1, 28
andi $t1, $t1, 0xfffffffe
lhu $t3, 66($t1)
N102: la $t0, N170
jr $t0
N103: mflo $t1
N104: slti $t2, $t0, 5790
N105: ori $t3, $t3, 36145
N106: srl $zero, $zero, 28
addi $zero, $zero, 64
andi $zero, $zero, Oxfffffffc
lw $t3, 12($zero)
N107: blez $zero, N208
N108: srlv $zero, $t2, $t2
N109: sltiu $t0, $t2, 27776
N110: srav $t0, $t0, $zero
N111: andi $t3, $t3, 49925
N112: bne $t1, $t2, N297
N113: sll $t3, $zero, 20
N114: add $t0, $t2, $t0
```

```
N115: ori $t3, $t3, 1
div $t1, $t3
N116: mult $t2, $t0
N117: srl $t3, $t3, 28
addi $t3, $t3, 64
andi $t3, $t3, 0xfffffffe
lh $t3, 6($t3)
N118: addi $t2, $t2, -26557
N119: mflo $t0
N120: multu $t3, $t3
N121: srl $t0, $t0, 28
addi $t0, $t0, 64
sb $t1, 9($t0)
N122: addu $zero, $zero, $t3
N123: srl $t2, $t2, 28
addi $t2, $t2, 64
andi $t2, $t2, 0xfffffffc
sw $t3, 0($t2)
N124: addu $zero, $zero, $t1
N125: la $ra, N191
jr $ra
N126: sra $t1, $t1, 28
andi $t1, $t1, 0xfffffffe
sh $t1, 68($t1)
N127: sra $t0, $t0, 28
andi $t0, $t0, 0xfffffffc
lw $t0, 64($t0)
N128: nop
N129: blez $t2, N153
N130: or $t3, $t0, $t1
N131: sra $t3, $t3, 28
andi $t3, $t3, Oxffffffc
lw $t3, 76($t3)
N132: bgez $t1, N170
N133: addiu $t3, $t0, 35280
N134: sub $t3, $t2, $t1
N135: sra $t3, $t3, 28
sb $zero, 65($t3)
N136: beq $t2, $t2, N203
N137: andi $t3, $zero, 55586
N138: sra $zero, $zero, 28
sb $t0, 65($zero)
N139: srl $zero, $zero, 28
addi $zero, $zero, 64
```

```
andi $zero, $zero, Oxfffffffe
lhu $t0, 6($zero)
N140: srl $zero, $zero, 28
addi $zero, $zero, 64
sb $zero, 1($zero)
N141: mtlo $zero
N142: lui $t2, 44183
N143: bgez $t0, N220
N144: mtlo $t1
N145: sub $t3, $zero, $zero
N146: srl $t1, $t1, 28
addi $t1, $t1, 64
andi $t1, $t1, 0xfffffffe
sh $t0, 2($t1)
N147: or $t1, $t1, $t3
N148: j N297
N149: lui $t1, 12458
N150: slti $t3, $t0, -20234
N151: sra $t0, $t0, 28
sb $zero, 67($t0)
N152: blez $zero, N188
N153: mult $zero, $zero
N154: srl $t0, $t0, 28
addi $t0, $t0, 64
lb $t1, 13($t0)
N155: srl $t1, $t1, 28
addi $t1, $t1, 64
lb $t2, 7($t1)
N156: srl $t2, $t2, 28
addi $t2, $t2, 64
andi $t2, $t2, 0xfffffffc
sw $t3, 8($t2)
N157: multu $t3, $t2
N158: srl $t0, $t0, 28
addi $t0, $t0, 64
andi $t0, $t0, 0xfffffffe
lh $zero, 8($t0)
N159: sub $t2, $zero, $zero
N160: andi $t3, $t1, 28872
N161: ori $zero, $zero, 62473
N162: mflo $zero
N163: srl $zero, $zero, 28
andi $zero, $zero, 0xfffffffc
```

```
sw $zero, 12($zero)
N164: ori $t1, $t1, 35611
N165: sra $t0, $t0, 28
andi $t0, $t0, 0xfffffffc
sw $t3, 64($t0)
N166: sra $zero, $zero, 28
andi $zero, $zero, Oxfffffffe
sh $t0, 66($zero)
N167: srl $zero, $zero, 28
addi $zero, $zero, 64
andi $zero, $zero, Oxfffffffc
sw $t1, 0($zero)
N168: srl $t0, $t0, 28
addi $t0, $t0, 64
andi $t0, $t0, 0xfffffffe
sh $t0, 8($t0)
N169: j N219
N170: addiu $t1, $t0, 39577
N171: mtlo $t1
N172: sub $t1, $t1, $t1
N173: mflo $t0
N174: and $t3, $t3, $zero
N175: nop
N176: addi $zero, $t2, -19050
N177: srl $t3, $t3, 28
addi $t3, $t3, 64
lb $t1, 12($t3)
N178: la $t0, N209
jr $t0
N179: srlv $zero, $t2, $t1
N180: and $t1, $t3, $t3
N181: srl $t0, $t0, 28
addi $t0, $t0, 64
sb $t2, 7($t0)
N182: mflo $t1
N183: srl $t3, $t3, 28
addi $t3, $t3, 64
sb $t1, 3($t3)
N184: sra $t3, $zero, 19
N185: srl $t0, $t0, 28
addi $t0, $t0, 64
lb $t2, 11($t0)
N186: addi $t1, $t1, -15088
N187: andi $t1, $t2, 3119
```

```
N188: mfhi $t1
N189: mfhi $t3
N190: xori $t0, $zero, 57913
N191: sra $t0, $t0, 28
andi $t0, $t0, 0xfffffffc
lw $t1, 72($t0)
N192: sra $zero, $zero, 28
andi $zero, $zero, Oxffffffc
sw $t1, 72($zero)
N193: srl $t1, $t2, 4
N194: nop
N195: subu $t2, $t1, $t0
N196: nor $t0, $t0, $t2
N197: srl $t3, $t3, 28
addi $t3, $t3, 64
andi $t3, $t3, 0xfffffffc
lw $zero, 0($t3)
N198: xor $t2, $t0, $t1
N199: srav $t0, $t2, $t2
N200: srl $t0, $t0, 28
addi $t0, $t0, 64
lb $t3, 11($t0)
N201: srl $zero, $zero, 28
addi $zero, $zero, 64
andi $zero, $zero, Oxfffffffe
lhu $t2, 10($zero)
N202: la $ra, N291
jr $ra
N203: srl $t1, $t1, 28
addi $t1, $t1, 64
andi $t1, $t1, 0xfffffffc
lw $t0, 8($t1)
N204: srlv $zero, $zero, $zero
N205: blez $t3, N207
N206: sra $zero, $zero, 28
lbu $t2, 70($zero)
N207: ori $t0, $zero, 37979
N208: andi $t2, $zero, 26014
N209: srl $zero, $zero, 28
addi $zero, $zero, 64
andi $zero, $zero, 0xfffffffc
sw $t1, 0($zero)
N210: sltiu $t0, $t3, 26027
N211: xor $t2, $zero, $zero
```

```
N212: bne $t1, $t2, N228
N213: srl $t1, $t1, 28
addi $t1, $t1, 64
andi $t1, $t1, 0xfffffffe
lhu $zero, 6($t1)
N214: multu $zero, $t2
N215: add $t3, $t3, $t2
N216: mtlo $t2
N217: sra $t3, $t3, 28
andi $t3, $t3, Oxffffffc
sw $t3, 64($t3)
N218: slti $zero, $zero, 28363
N219: srl $t3, $t3, 28
addi $t3, $t3, 64
1b $t2, 13($t3)
N220: blez $t3, N223
N221: add $zero, $zero, $t1
N222: ori $t0, $t1, 36736
N223: srl $zero, $zero, 28
addi $zero, $zero, 64
andi $zero, $zero, Oxfffffffe
lhu $t3, 2($zero)
N224: addu $t3, $t2, $zero
N225: sltu $t0, $t3, $zero
N226: bgtz $t0, N246
N227: mthi $zero
N228: la $ra, N286
jr $ra
N229: ori $t2, $t2, 1
divu $t2, $t2
N230: sra $t0, $t0, 28
lb $t3, 78($t0)
N231: andi $t2, $t2, 52942
N232: nor $zero, $t1, $t1
N233: srl $t1, $t1, 28
addi $t1, $t1, 64
sb $zero, 5($t1)
N234: slti $t0, $t1, 22549
N235: j N264
N236: sra $zero, $zero, 28
andi $zero, $zero, 0xfffffffe
lhu $zero, 70($zero)
N237: srl $t0, $t0, 28
addi $t0, $t0, 64
```

```
andi $t0, $t0, 0xffffffc
sw $t1, 4($t0)
N238: ori $t3, $t3, 1
div $t3, $t3
N239: bltz $t2, N242
N240: nor $zero, $t0, $t1
N241: bltz $t1, N294
N242: xori $t0, $t1, 37330
N243: and $t2, $t1, $zero
N244: sllv $t2, $t1, $t2
N245: xori $t2, $t3, 49069
N246: xori $zero, $t2, 27235
N247: mflo $t3
N248: srl $t3, $t3, 20
N249: sra $t3, $t3, 28
andi $t3, $t3, 0xfffffffc
sw $t3, 64($t3)
N250: srl $t2, $t2, 28
addi $t2, $t2, 64
andi $t2, $t2, 0xfffffffc
sw $t0, 0($t2)
N251: sra $zero, $zero, 28
sb $t1, 64($zero)
N252: multu $t3, $t0
N253: j N283
N254: slt $t3, $t1, $t1
N255: slti $t3, $zero, -16323
N256: slti $zero, $t3, -10831
N257: ori $t1, $t1, 59911
N258: ori $t0, $t0, 37111
N259: mult $zero, $t2
N260: mtlo $t0
N261: srl $t1, $t1, 28
addi $t1, $t1, 64
andi $t1, $t1, 0xfffffffe
lh $t1, 0($t1)
N262: slt $t2, $t2, $t1
N263: sra $t0, $t0, 28
andi $t0, $t0, 0xfffffffe
lh $t2, 64($t0)
N264: sll $zero, $t1, 14
N265: la $ra, N270
jr $ra
N266: and $t0, $zero, $t3
```

```
N267: mthi $t3
N268: or $t1, $zero, $zero
N269: la $ra, N274
jalr $t3, $ra
N270: mfhi $t3
N271: sra $zero, $zero, 28
andi $zero, $zero, Oxfffffffc
sw $t3, 76($zero)
N272: jal N300
N273: mtlo $t1
N274: srl $t1, $t1, 28
addi $t1, $t1, 64
lb $t3, 0($t1)
N275: subu $zero, $t3, $t1
N276: sra $zero, $t3, 26
N277: addiu $zero, $t0, 2101
N278: sllv $t0, $t2, $t0
N279: xor $t3, $t2, $t3
N280: srl $t0, $t0, 28
addi $t0, $t0, 64
andi $t0, $t0, 0xfffffffe
sh $t1, 14($t0)
N281: sra $zero, $zero, 28
sb $t1, 78($zero)
N282: sll $zero, $t1, 23
N283: srl $t2, $t2, 28
addi $t2, $t2, 64
andi $t2, $t2, 0xfffffffc
lw $t0, 0($t2)
N284: or $t2, $zero, $t1
N285: ori $t3, $t3, 1
divu $t2, $t3
N286: xori $t2, $t0, 34731
N287: xor $t2, $t2, $t0
N288: sltu $t3, $zero, $t1
N289: xor $t1, $t3, $t0
N290: ori $t1, $t1, 1
div $t0, $t1
N291: subu $t2, $t1, $zero
N292: bltz $t3, N294
N293: sra $t0, $t0, 28
sb $zero, 64($t0)
N294: jal N296
N295: sra $t0, $zero, 7
```

```
N296: sltiu $t2, $zero, 21893
N297: la $ra, EXIT
jr $ra
N298: nor $t0, $t0, $t3
N299: slt $t2, $t0, $t1
N300: nop
EXIT:
beq $zero, $zero, EXIT
nop
```

#### (2) 异常测试软件

```
.ktext 0x4180
mfc0 $k0, $14
addiu $k0, $k0, 4
mtc0 $k0, $14
lui $k0, 12
lui $k1, 2131
div $k1, $k0
eret
mflo $k0
lui $20, 0x3456
lui $21, 0x8654
lui $22, 0x9654
.text
li $5, 0x0000ff11
mtc0 $5, $12
li $2, 0x7fffffff
li $3, 0x7fffffff
add $2, $3, $2
j hhh
lui $17, 0x2333
ori $17, 0x1212
hhh:
 ori $18, 0x1111
```

#### (3) 中断测试软件

```
module mips_txt;
    reg clk;
    reg reset;
   reg interrupt;
       .clk(clk),
       .reset(reset),
        .addr(addr),
        .interrupt(interrupt)
    parameter delay_pc = 32'h00004198;
    integer interrupt_counter;
    integer needInterrupt;
```

```
interrupt = 0;
     needInterrupt = 0;
     interrupt_counter = 0;
     clk = 0;
     reset = 1;
     #20 reset = 0;
always @(negedge clk) begin
   if (reset) begin
     interrupt counter = 0;
     needInterrupt = 0;
     interrupt = 0;
     if (interrupt) begin
         if (interrupt counter == 0) begin
             interrupt = 0;
             interrupt_counter = interrupt_counter - 1;
     end else if (needInterrupt) begin
         needInterrupt = 0;
         interrupt = 1;
         interrupt counter = 5;
         case (addr)
             delay pc:
                         delay_count = 1;
                         interrupt = 1;
                          interrupt counter = 5;
```

```
end
end
end
```

```
.ktext 0x4180
mfc0 $k0, $14
addiu $k0, $k0, 4
mtc0 $k0, $14
lui $k0, 12
lui $k1, 2131
div $k1, $k0
eret
mflo $k0
lui $20, 0x3456
lui $21, 0x8654
lui $22, 0x9654
.text
li $5, 0x0000ff11
mtc0 $5, $12
li $2, 0x7fffffff
li $3, 0x5ff
add $2, $3, $2
lui $16, 0x1837
```

#### (4) 10 测试软件

```
.ktext 0x4180

_entry:
    mfc0    $1, $13
    ori $k0, $0, 0x1000
    sw $sp, -4($k0)

addiu $k0, $k0, -256
    move $sp, $k0

j _save_context
    nop
```

```
beq $k0, $k1, adel handler quick
   beq $k0, $k1, ri_handler_quick
adel handler quick:
         $t9,$0,adel_type_1
   lui $s7,0xffff
           $t9,$t9,$s7
           $t9,$0,adel type 2
adel_type_1:
            $10,$0,0x3230
adel type 2:
```

```
ri handler quick:
   andi $k0, $k0, 0x00ff
   ori $k1, $0, 0x0005
int handler:
   sw $v0, 0($sp)
   lw $v0, 0($sp)
   lw $v1, 4($sp)
```

```
timer0 handler:
   addi $s6, $0, 5
   beq $t0, $s6, skip0
   beq $t0, $s6, skip1
skip1: sw $t0, 0($fp)
```

```
$t0, $t0, 0x03ff
restart timer:
   li $t2, 0x4
   lw $t6, 4($t2)
   li $t1, 0x0
   lw $t1, 0($t1)
   f0:
```

```
f1:
adel handler:
   bne $t3, $t2, adel nxt
ades_handler:
   lui $t2, 0x8000
   and $t3, $k0, $t2
```

```
ri handler:
ov handler:
                $7, 28($sp)
                $8, 32($sp)
                $10, 40($sp)
                $11, 44($sp)
                $12, 48($sp)
```

```
$13, 52($sp)
            $14, 56($sp)
            $15, 60($sp)
            $16, 64($sp)
            $17, 68($sp)
            $18, 72($sp)
            $19, 76($sp)
            $20, 80($sp)
            $21, 84($sp)
            $22, 88($sp)
            $23, 92($sp)
            $24, 96($sp)
            $25, 100($sp)
            $28, 112($sp)
            $29, 116($sp)
            $30, 120($sp)
            $31, 124($sp)
sw $k0, 132($sp)
li $sp, 0x1000
            $4, 16($sp)
            $5, 20($sp)
            $6, 24($sp)
            $7, 28($sp)
            $10, 40($sp)
            $11, 44($sp)
            $12, 48($sp)
            $13, 52($sp)
            $14, 56($sp)
            $15, 60($sp)
            $16, 64($sp)
            $17, 68($sp)
```

```
$19, 76($sp)
               $20, 80($sp)
               $21, 84($sp)
               $22, 88($sp)
               $23, 92($sp)
               $24, 96($sp)
               $28, 112($sp)
               $30, 120($sp)
   lw $k0, 128($sp)
   lw $k0, 132($sp)
            $29, 116($sp)
.globl TCO BASE TC1 BASE cnt0 cnt1 cnt0 double cnt1 double
TC1 BASE: .word 0x7f10
cnt1: .word 0
cnt0 double: .word 0
cnt1 double: .word 0
nxt2:
   lui $8, 0x7fff
   ori $8, $8, 0xffff
    j dead loop
```

```
dead_loop:
    j dead_loop
    nop
```

#### 三、思考题

## 1) 欢迎来到玄学领域

1. 我们计组课程一本参考书目标题中有"硬件/软件接口"接口字样,那么到底什么是"硬件/软件接口"?

硬件/软件接口(简称为"HSI")是一个术语,用来描述 SoC 外围设备的配置和功能,以及它们如何与 CPU 交互。

可让程序员在不直接操纵硬件的前提下,就编写出可以让硬件实现想要达到的目的的正确的程序,包括指令,寄存器,访存和IO。

#### 2) 沟通外部设备与计时器

1. 在我们设计的流水线中, DM 处于 CPU 内部, 请你考虑现代计算机中它的位置应该在何处。


CPU 外部


2. BE 部件对所有的外设都是必要的吗?

不是,不是所有外设需要按照字节访问。

3. 请阅读官方提供的定时器源代码,阐述两种中断模式的异同,并分别针对每一种模式绘制状态转移图

见计时器设计文档





## 3) 异常与中断

请开发一个主程序以及定时器的 exception handler。整个系统完成如下功能:定时器在主程序中被初始化为模式 0;定时器倒计数至 0 产生中断; handler设置使能 Enable 为 1 从而再次启动定时器的计数器。2 及 3 被无限重复。主程序在初始化时将定时器初始化为模式 0,设定初值寄存器的初值为某个值,如 100或 1000。(注意,主程序可能需要涉及对 CPO. SR 的编程,推荐阅读过后文后再进行。)

```
.ktext 0x4180

ori $s0,9

sw $s0,0x7f00($0)

eret
```

```
.text
    ori $s0,9
    ori $s1,100
    sw $s0,0x7f00($0) # 定时器在主程序中被初始化为模式 0
    sw $s0,0x7014($0)
    waiting:
    beq $zero,$zero,waiting
    nop
```

### 请查阅相关资料,说明鼠标和键盘的输入信号是如何被 CPU 知晓的?

键盘与鼠标在按键被按下或者抬起时都会发生中断, CPU 读取对应键盘端口的寄存器来得知发生了什么事件,全键无冲可识别多个寄存器的值。鼠标的移动依赖参数"回报率",回报率即 CPU 获取鼠标相对坐标的频率。