

Advanced Programming

Lab 8, SIMD and OpenMP

于仕琪, 廖琪梅, 王薇






- Intel Intrinsics
 - load, add, store
- ARM Neon Intrinsics
 - load, add, store
- Introduction to Python(1)
 - > Install python
 - Read-Eval-Print Loop
 - Basic Types and Operations
- Practice








Intel Intrinsics



SIMD@Intel

- MMX: 1997, 8 registers, 64 bits,
- SSE (Streaming SIMD Extensions): 1999, 128 bits
- SSE2: 2000
- SSE3: 2004
- SSSE3: 2006
- SSE4.1: 2006
- SSE4.2
- AVX (Advanced Vector Extensions): 2011, 256 bits
- AVX2: 2013
- AVX-512: 2016






Intel® Intrinsics Guide

To about the Cab

• https://www.intel.com/content/www/us/en/docs/intrinsics-guide/index.html



Instruction Set							
□MMX	Q Search Intel Intrinsics						
□SSE							
☐ SSE2	void _mm_2intersect_epi32 (m128i a,m128i b,mmask8* k1,mmask8* k2) vp2intersectd						
☐ SSE3	void _mm256_2intersect_epi32 (m256i a,m256i b,mmask8* k1,mmask8* k2) vp2intersectd						
☐ SSSE3	void mm512 2intersect epi32 (m512i a, m512i b, mmask16* k1, mmask16* vp2intersectd						
☐ SSE4.1	k2)						
☐ SSE4.2	void mm 2intersect epi64 (m128i a, m128i b, mmask8* k1, mmask8* k2) vp2intersectq						
□AVX	void mm256 2intersect epi64 (m256i a, m256i b, mmask8* k1, mmask8* k2) vp2intersectq						
□ AVX2	void mm512 2intersect epi64 (m512i a, m512i b, mmask8* k1, mmask8* k2) vp2intersectq						
□ FMA	m512i mm512 4dpwssd epi32 (m512i src, m512i a0, m512i a1, m512i a2, vp4dpwssd						
☐ AVX_VNNI							
☐ AVX-512							
☐ KNC	al,m512i a2,m512i a3,m128i * b)						
□AMX	m512i _mm512_maskz_4dpwssd_epi32 (mmask16 k,m512i src,m512i a0,m512i vp4dpwssd						
SVML	al, m512i a2, m512i a3, m128i * b)						
Other	m512i mm512 4dpwssds epi32 (m512i src, m512i a0, m512i a1, m512i a2, vp4dpwssds						
Categories	m512i a3,m128i * b)						
Application-Targeted	m512i _mm512_mask_4dpwssds_epi32 (m512i src,mmask16 k,m512i a0,m512i vp4dpwssds a1,m512i a2,m512i a3,m128i * b)						



Load data from memory to registers

```
m256i mm256 load epi32 (void const* mem addr)
Synopsis
  m256i mm256 load epi32 (void const* mem addr)
 #include <immintrin.h>
 Instruction: vmovdqa32 ymm, m256
 CPUID Flags: AVX512F + AVX512VL
Description
 Load 256-bits (composed of 8 packed 32-bit integers) from memory into dst. mem addr must be aligned on a 32-byte boundary
 or a general-protection exception may be generated.
Operation
                                                                                    float * p = ...;
 dst[255:0] := MEM[mem addr+255:mem addr]
 dst[MAX:256] := 0
                                                                                     m256 a;
Latency and Throughput
 Architecture
              Latency | Throughput (CPI)
                                                                                     a = mm256 load ps(p);
 Icelake Intel Core
                         0.5
 Icelake Xeon
                         0.56
 Skylake
                         0.5
m256i mm256 load epi64 (void const* mem addr)
m256d mm256 load pd (double const * mem addr)
m256h mm256 load ph (void const* mem addr)
m256 mm256 load ps (float const * mem addr)
m256i mm256 load si256 ( m256i const * mem addr)
```



Add operation

```
__m128 _mm_add_ps (__m128 a, __m128 b)
__m256 _mm256_add_ps (__m256 a, __m256 b)
```

Synopsis

```
__m256 _mm256_add_ps (__m256 a, __m256 b)
#include <immintrin.h>
Instruction: vaddps ymm, ymm, ymm
CPUID Flags: AVX
```

s is for single precision floating point (float); d is for double precision floating point (double)

Description

Add packed single-precision (32-bit) floating-point elements in a and b, and store the results in dst.

Operation

Latency and Throughput

Architecture	Latency	Throughput (CPI)
Alderlake	2	0.5
Icelake Intel Core	4	0.5
Icelake Xeon	4	0.5
Skylake	4	0.5

```
__m256 a, b, c;

a = _mm256_load_ps(p1 +i);

b = _mm256_load_ps(p2 + i);

c = _mm256_add_ps(a, b);
```

- p is for packed data, all scalars will be in the operation.
- s is for scalar, only the first scaler will be involved.



Store data from registers to memory

void mm store si128 (m128i* mem addr, m128i a)

```
Synopsis
 #include <immintrin.h>
 Instruction: movaps m128, xmm
 CPUID Flags: SSE
Description
 Store 128-bits (composed of 4 packed single-precision (32-bit) floating-point elements) from a into memory. mem addr must be
 aligned on a 16-byte boundary or a general-protection exception may be generated.
Operation
                                                        m256 c;
 MEM[mem addr+127:mem addr] := a[127:0]
                                                       float * p = ...;
Latency and Throughput
 Architecture Latency Throughput (CPI)
                                                       _mm256_store_ps(p, c);
 Alderlake
 Skylake
```





ARM Neon Intrinsics




SIMD@ARM

- Neon: 64 bits and 128 bits
- Helium (or MVE): More instructions
- SVE (Scalable Vector Extension): 128 bits to 2048 bits
- SVE2




ARM Intrinsics

• https://developer.arm.com/architectures/instruction-sets/intrinsics/





The NEON Intrinsics can operator on 128-bit registers



https://manzp.blog.csdn.net/article/details/114686930



Load data from memory to registers

	SIMD ISA	Return Type	Name	Arguments I	
* 2	Neon	int8x16_t	vld1q_s8	(int8_t const * ptr) l	
* 2	Neon	int16x8_t	vld1q_s16	(int16_t const * ptr) l	
* 🗷	Neon	int32x4_t	vld1q_s32	(int32_t const * ptr) l	
* 🗷	Neon	int64x2_t	vldlq_s64	(int64_t const * ptr) l	
* 🗷	Neon	uint8x16_t	vldlq_u8	(uint8_t const * ptr) l	
* 2	Neon	uint16x8_t	vldlq_u16	(uint16_t const * ptr) l	
* 2	Neon	uint32x4_t	vld1q_u32	(uint32_t const * ptr) l	
* 2	Neon	uint64x2_t	vld1q_u64	(uint64_t const * ptr) l	
* 🗷	Neon	poly64x2_t	vld1q_p64	(poly64_t const * ptr) l	
* 2	Neon	float16x8_t	vldlq_f16	(float16_t const * l	
* 🗷	Neon	float32x4_t	vldlq_f32	(float32_t const * l	
* 2					
* 🗷	instruction loads multiple single-element structures from memory and writes the result to one, two, three, or four SIMD&FP registers.				



Add operation

* 2	Neon	uint8x16_t	vaddq_u8	<pre>(uint8x16_t a, uint8x16_t b)</pre>	Vector arithmetic / Add / Addition
* 🗷	Neon	uint16x8_t	vaddq_u16	(uint16x8_t a, uint16x8_t b)	Vector arithmetic / Add / Addition
* 🗷	Neon	uint32x4_t	vaddq_u32	(uint32x4_t a, uint32x4_t b)	Vector arithmetic / Add / Addition
* 🗷	Neon	uint64x2_t	vaddq_u64	(uint64x2_t a, uint64x2_t b)	Vector arithmetic / Add / Addition
* 🗷	Neon	float32x4_t	vaddq_f32	(float32x4_t a, float32x4_t b)	Vector arithmetic / Add / Addition
Descrip	tion		vector elements in t result into a vector,	(vector). This instruction the two source SIMD&FF and writes the vector to All the values in this instr	Pregisters, writes the the destination
Results			Vd.4S → result		
This intrinsic compiles to the following instructions:			FADD Vd.4s,Vn.	4S,Vm.4S	
Argume	nt Preparat		a → register: b → register:		
Archite	ctures	,	v7, A32, A64		



Store data from registers to memory

* 2	Neon	void	vstlq_u8	<pre>(uint8_t * ptr, uint8x16_t val)</pre>	Store / Stride		
* 🗷	Neon	void	vstlq_u16	<pre>(uint16_t * ptr, uint16x8_t val)</pre>	Store / Stride		
* 2	Neon	void	vstlq_u32	(uint32_t * ptr, uint32x4_t val)	Store/Stride		
* 0	Neon	void	vstlq_u64	<pre>(uint64_t * ptr, uint64x2_t val)</pre>	Store / Stride		
* 🗷	Neon	void	vstlq_p64	(poly64_t * ptr, poly64x2_t val)	Store / Stride		
* 🗷	Neon	void	vstlq_f16	(float16_t * ptr, float16x8_t val)	Store/Stride		
* 0	Neon	void	vstlq_f32	(float32_t * ptr, float32x4_t val)	Store/Stride		
Description			four registers. This two, three, or four S	Store multiple single-element structures from one, two, three, or four registers. This instruction stores elements to memory from one, two, three, or four SIMD&FP registers, without interleaving. Every element of each register is stored.			
Results			void → result	void → result			
This intrinsic compiles to the following instructions:			ST1 {Vt.4S},[Xn]				
Argument Preparation				ptr → register: Xn val → register: Vt.4S			
Archite	octures		V7 V32 V44				



Some tips for the example of Week 8



If you compile the source code using "g++ *.cpp -o main"

If you run the example at Intel CPU, please enable the function call of dotproduct_avx2() in main.cpp.

```
TIME_START


// result = dotproduct_neon(p1, p2, nSize);
    result = dotproduct_avx2(p1,p2,nSize);
    TIME_END("SIMD")

TIME_START

// result = dotproduct_neon_omp(p1, p2, nSize);
    result = dotproduct_avx2_omp(p1,p2,nSize);
    TIME_END("SIMD+OpenMP")
```



2. If you compile it again, the output still mentions AVX2 is not supported.





You may get the error message: error:inlining failed .. because you didn't tell the compiler to enable AVX2.

Please use the option -mavx2 to let g++ enable AVX2 support.

```
maydlee@LAPTOP-U1MO@N2F:/mnt/d/mycode/CcodeVS/speedup/examples$ g++ -o main *.cpp -DWITH_AVX2 -mavx2
maydlee@LAPTOP-U1MO@N2F:/mnt/d/mycode/CcodeVS/speedup/examples$ ./main
normal: result=9.1, duration = 447ms
unloop: result=9.1, duration = 448ms
Segmentation fault
```

运行到调用avx2指令时出现段错误



• https://www.intel.com/content/www/us/en/docs/intrinsics-guide/index.html





g++ main.cpp matoperation.cpp -mavx2

You still may get segment fault or wrong results.

- ①For Intel CPU, it's better to use loadu & storeu, nor load/store.
- 2 load and store are for aligned memory only.

```
for (size_t i = 0; i < n; i+=8)
{
    a = _mm256_loadu_ps(p1 + i);
    b = _mm256_loadu_ps(p2 + i);
    c = _mm256_add_ps(c, _mm256_mul_ps(a, b));
}
mm256_storeu_ps(sum, c);</pre>
```

_loadu here is for unaligned memeory

_storeu here is for unaligned memory

Unaligned memory allocation

```
size_t nSize = 200000000;
//float * p1 = new float[nSize](); //the memory is not aligned
//float * p2 = new float[nSize](); //the memory is not aligned

//256bits aligned, C++17 standard
float * p1 = static_cast<float*>(aligned_alloc(256, nSize*sizeof(float)));
float * p2 = static_cast<float*>(aligned_alloc(256, nSize*sizeof(float)));
float result = 0.0f;
```



3. To include different header files by different macros.

```
• matoperation.cpp > 🕅 dotproduct_avx2(const float *, const float *, size_t)
        #include <iostream>
        #include "matoperation.hpp"
                                      If you CPU supports AVX2, enable
        #ifdef WITH AVX2
   4
                                            the macro WITH AVX2
        #include <immintrin.h>
       #endif
    8
                                      If you CPU supports AVX2, enable
        #ifdef WITH_NEON
   9
                                           the macro WITH NEON
        #include <arm_neon.h>
  10
        #endif
  11
  12
        #ifdef _OPENMP
  13
                                           If you you want OpenMP
        #include <omp.h>
  14
  15
        #endif
maydlee@LAPTOP-U1MO0N2F:/mnt/d/mycode/CcodeVS/speedup/examples$ g++ -o main *.cpp -DWITH AVX2 -mavx2
maydlee@LAPTOP-U1MOØN2F:/mnt/d/mycode/CcodeVS/speedup/examples$ ./main
normal: result=9.1, duration = 456ms
unloop: result=9.1, duration = 449ms
SIMD: result=9.1, duration = 122ms
SIMD+OpenMP: result=9.1, duration = 122ms
```



You can use -O3 to gain the maximum speed.

```
maydlee@LAPTOP-U1MO0N2F:/mnt/d/mycode/CcodeVS/speedup/examples$ g++ -o main *.cpp -DWITH_AVX2 -mavx2 -O3
maydlee@LAPTOP-U1MO0N2F:/mnt/d/mycode/CcodeVS/speedup/examples$ ./main
normal: result=9.1, duration = 197ms
unloop: result=9.1, duration = 201ms
SIMD: result=9.1, duration = 33ms
SIMD+OpenMP: result=9.1, duration = 35ms
```



How to do the previous mentioned in CMakeLists.txt

```
M CMakeLists.txt
      cmake_minimum_required(VERSION 3.12)
      #add_definitions(-DWITH_NEON)
      add_definitions(-DWITH_AVX2)
      add_definitions(-mavx)
      add_definitions(-03)
      set(CMAKE_CXX_STANDARD 11)
  8
      project(dotp)
 10
 11
      ADD_EXECUTABLE(dotp main.cpp matoperation.cpp)
 12
 13
      find_package(OpenMP)
 14
      if(OpenMP_CXX_FOUND)
 15
          message("OpenMP found.")
 16
          target_link_libraries(dotp PUBLIC OpenMP::OpenMP_CXX)
 17
      endif()
 18
```

Add some options for the compiler



```
maydlee@LAPTOP-U1MO0N2F:/mnt/d/mycode/CcodeVS/speedup/examples$ mkdir build
maydlee@LAPTOP-U1MO0N2F:/mnt/d/mycode/CcodeVS/speedup/examples$ cd build
maydlee@LAPTOP-U1MO0N2F:/mnt/d/mycode/CcodeVS/speedup/examples/build% cmake ...
-- The C compiler identification is GNU 9.4.0
-- The CXX compiler identification is GNU 9.4.0
-- Check for working C compiler: /usr/bin/cc
-- Check for working C compiler: /usr/bin/cc -- works
-- Detecting C compiler ABI info
-- Detecting C compiler ABI info - done
-- Detecting C compile features
-- Detecting C compile features - done
-- Check for working CXX compiler: /usr/bin/c++
-- Check for working CXX compiler: /usr/bin/c++ -- works
-- Detecting CXX compiler ABI info
-- Detecting CXX compiler ABI info - done
-- Detecting CXX compile features
-- Detecting CXX compile features - done
-- Found OpenMP C: -fopenmp (found version "4.5")
-- Found OpenMP_CXX: -fopenmp (found version "4.5")
-- Found OpenMP: TRUE (found version "4.5")
OpenMP found.
-- Configuring done
-- Generating done
-- Build files have been written to: /mnt/d/mycode/CcodeVS/speedup/examples/build
maydlee@LAPTOP-U1MO0N2F:/mnt/d/mycode/CcodeVS/speedup/examples/build9 make
Scanning dependencies of target dotp
 33%] Building CXX object CMakeFiles/dotp.dir/main.cpp.o
 66%] Building CXX object CMakeFiles/dotp.dir/matoperation.cpp.o
 [100%] Linking CXX executable dotp
 [100%] Built target dotp
maydlee@LAPTOP-U1MO0N2F:/mnt/d/mycode/CcodeVS/speedup/examples/build$(./dotp
normal: result=9.1, duration = 270ms
unloop: result=9.1, duration = 280ms
SIMD: result=9.1, duration = 47ms
SIMD:OpenMP: result=0, duration = 11ms
```

You can create a directory for generated files by cmake

To use the file CMakeLists.txt in the parent directory

Make it!

Run it!

Exercise:

Write a program to add 2 float vectors whose size should be more than 1M. The result is a vector of the same size with the input 2 vectors. You can initialize the two vectors with values like 0.f, 1.f, 2.f, ...

- Use pure C source code and SIMD (AVX2 or NEON) separately, and compare their speeds
- Use OpenMP to speed up the addition. Can you get the correct result?



Introduction to Python(1)

- Python is an interpreted high-level object-oriented programming language.
- First release in 1991.
- Official Tutorial: https://docs.python.org/3/tutorial/




Quick Start Guide for Python in VS Code https://code.visualstudio.com/docs/python/python-quick-start



Install python(1)


- The installation package can be got from https://www.python.org/downloads/
- You can choose install it by default settings or customize installation.
- It is highly recommend that choose 'Add python.exe to PATH', or you need to set PATH by hand as next page shows.





Install python(2)

- If the 'Add python.exe to PATH' is not set while installing, configure 'Path' manually according to the following steps after the installation.
 - □ Right click 'my computer' on the desktop
 - □ select 'attribute'-> 'advanced attribute'->environment variable
 - configure 'Path' with the path where python.exe belongs and its subdirectory 'Scripts'





Read-Eval-Print Loop

- Python has an REPL playground.
- Type and get feedback.

```
microsoft Windows [版本 10.0.19045.5679]
(c) Microsoft Corporation。保留所有权利。

C:\Users\sustech>python
Python 3.11.4 (tags/v3.11.4:d2340ef, Jun 7 2023, 05:45:37) [MSC v.1934 64 bit (AMD64)] on win32
Type "help", "copyright", "credits" or "license" for more information.

>>> a=1
>>> b=2
>>> a+b
3
>>> a='hello world'
>>> print(a)
hello world
>>>
```



Basic Types and Operations

- The following standard types are built in the interpreter:
 - □ **Numeric** Types int, float, complex
 - □ **Boolean** Type True, False
 - □ **Text Sequence** Type str
 - □ **Sequence** Types list, tuple, range
 - □ **Set** Type & **Dict** Type
 - □ **Binary Sequence** Types bytes, byte array
- There are predefined operations on each type
- Ref: https://docs.python.org/3/library/stdtypes.html



Sequence Types

List

```
animals = ['dog', 'cat', 'bird']
animals[0] # => 'dog'
animals[0] = 'puppy'
```

```
>>> animals = ['dog','cat','bird']
>>> animals[0]
'dog'
>>> animals[0]='puppy'
```

Tuple

```
animals = ('dog', 'cat', 'bird')
animals[0] # => 'dog'
animals[0] = 'puppy'
Traceback (most recent call last):
```

```
>>> animals = ('dog','cat','bird')
>>> animals[0]
'dog'
>>> animals[0]='puppy'
Traceback (most recent call last):
   File "<stdin>", line 1, in <module>
TypeError: 'tuple' object does not support item assignment
```

File "<stdin>", line 1, in <module>

TypeError: 'tuple' object does not support item assignment



Unpacking from Sequence Types

• List

```
foo, bar = ['dog', 'cat']
foo # => 'dog'
bar # => 'cat'
```

Tuple

```
foo, bar = ('dog', 'cat')
foo # => 'dog'
bar # => 'cat'
```

```
>>> foo, bar = ['dog', 'cat']
>>> foo
'dog'
>>> bar
'cat'
```

```
>>> foo,bar = ('dog','cat')
>>> foo
'dog'
>>> bar
'cat'
```



Set & Dict

• Set

```
animals = set()
animals.add('dog')
animals # => {'dog'}
```

>>> animals = set() >>> animals.add('dog') >>> animals {'dog'}

Dict

```
alias = dict()
alias['dog'] = 'puppy'
alias[['pig']] = ['hog']
Traceback (most recent call last):
    File "<stdin>", line 1, in <module>
TypeError: unhashable type: 'list'
```

```
>>> alias = dict()
>>> alias['dog']='putty'
>>> alias[['pig']] = ['hog']
Traceback (most recent call last):
   File "\stdin\", line 1, in \module\
TypeError: unhashable type: 'list'
```



Immutable & Mutable

- Mutable: it is possible to change its content
- Immutable Type: Numeric, Boolean, str, tuple, bytes, etc.
- Mutable Type: list, dict, set, etc.
- Example:

```
>>> cubes = [1, 8, 27, 65, 125] # cubes here is a list
>>> cubes[3] = 64 # replace the item whose index is 3
>>> cubes
[1, 8, 27, 64, 125]
```

Only Immutable types can be key of dict or member of set.



Boolean Values

- Following values are treated as **False**:
 - □ None, False
 - □ 0, 0.0, 0j, Decimal(0), Fraction(0, 1)
 - □ ", (), [], {}, set(), range(0)

• Otherwise they are **True**

```
>>> bool(None)
False
>>> bool(Fraction(0,2))
False
>>> bool('')
False
>>> bool('')
True
>>> bool(Fraction(1,2))
True
```



Flow Control — if

```
foo = []
if foo:
         print(foo)
else:
         if foo == []:
                 print('100% sure foo is empty')
         else:
                  print('what hell?')
```

```
foo = [1, 2, 3, 4]
if foo:
         print(foo)
else:
         if foo == []:
                  print('100% sure foo is empty')
         else:
                  print('what hell?')
```



Flow Control — for

```
foo = ['dog', 'cat', 'bird']
for bar in foo:
   print(bar)
for index, value in enumerate(foo):
       print('%d: %4s' % (index, value))
       print('{0}: {1}'.format(index, value))
for i in range(10):
       print(i,end=" ")
```

dog cat bird

```
0: dog
0: dog
1: cat
1: cat
2: bird
2: bird
```

0 1 2 3 4 5 6 7 8 9



Flow Control — while

```
• Example:

foo = 10

while foo > 0:

print(foo, end="")

foo -= 1
```

```
>>> foo = 10

>>> while foo > 0:

... print(foo, end=""")

... foo -= 1

...

10 9 8 7 6 5 4 3 2 1 >>>
```



Defining Functions

```
def fib(n): # write Fibonacci series up to n
    a, b = 0, 1
    while a < n:
        print(a, end=' ')
        a, b = b, a+b
        print()</pre>
```

```
def fib2(n): # return Fibonacci series up to n
  result = []
  a, b = 0, 1
  while a < n:
    result.append(a)
    a, b = b, a+b
  return result</pre>
```



Module

file name without suffix is the module name

```
🕏 fibs.py
lab8 > ♥ fibs.py > ♥ fib
       def fib(n): # write Fibonacci series up to n
           a, b = 0, 1
           while a < n:
               print(a, end=' ')
               a, b = b, a+b
       def fib2(n): # return Fibonacci series up to n
           result = []
           a, b = 0, 1
           while a < n:
               result.append(a)
 11
 12
               a, b = b, a+b
           return result
 13
```

```
💠 demo3.py 3 🗙
demo2.py 1 X
                                      lab8 > 🕏 demo3.py > ...
lab8 > 🕏 demo2.py > ...
                                             from fibs import *
       import fibs
                                             if name == " main ":
       if name == " main ":
                                                 fib(10)
           fibs.fib(10)
                                                 print()
           print()
  4
                                                 result=fib2(3)
           result=fibs.fib2(3)
                                                 print(result)
           print(result)
```

```
C:\Users\sustech\Desktop\C_CPP_CODE\lab8>python demo2.py
0 1 1 2 3 5 8
[0, 1, 1, 2]
```

```
C:\Users\sustech\Desktop\C_CPP_CODE\lab8>python demo3.py 0 1 1 2 3 5 8 [0, 1, 1, 2]
```



if __name__ == __main__:

```
demo1.py X

lab8 > demo1.py > ...

def fib(n):  # write Fibonacci series up to n
    a, b = 0, 1
    while a < n:
    print(a, end=' ')
    a, b = b, a+b

if __name__ == "__main__":
    print("this is demo1.py")
    fib(10)</pre>
```

```
demo4.py X

lab8 > demo4.py
    import demo1
2
3    if __name__ == "__main__":
        print("this is demo4.py")
5        demo1.fib(2)
```

```
C:\Users\sustech\Desktop\C_CPP_CODE\lab8>python demo1.py this is demo1.py 0 1 1 2 3 5 8
```

```
C:\Users\sustech\Desktop\C_CPP_CODE\lab8>python demo4.py
this is demo4.py
{0 1 1
```

https://docs.python.org/3/library/__main__.html#module-__main__

