
PAGE NO.: O DATE:

	Digital Electric	nics (CER3CY)
	Mid Semest	er lest-III
*	Answer of Q. No. 1	
C NA	Flip-Flap	Latch
	Flip-Flop Flip-Flop is a distable device i.e., it has two stable states that are represented as a and 1.	1. Latch is also a bistable device whose states are also represented 95 0 and 1.
? .		2. It checks the inputs continuously and nesponds to the changes in inputs immediately.
3.	It is a edge triggered device.	3. It is a level triggered device.
Ч.	Gates like NOR, NOT, AND, NAND are building blocks of flip-flops.	y. These were an also made up of gates.
5.	They are classified into asynchronous or synchronous flip-flops.	5. There is no such classification in latches
6.	Flip-Flop always have a clocksignal.	6. Latches doesn't have clock signal.
٦.	Ex: D Flip-Flop, JK Flip-Flop	7. Ex: SR Latch, D Latch

Characteristics Equation of RS Flip-Flop



$$Q(t+1) = S + R'Q$$



*	Answer of Q. No.3	
	Shift Register	
•	A number of FFs connected together such that data may be	
	A number of FFs connected together such that data may be shifted into and shifted out of them is called a shift	
	negister.	
•	Data may be shifted into on out of the negister either	
	in serial form or in parallel form.	
•	in serial form on in parallel form. So there are four basic types of shif registers:	
(i)	Senial-In, Senial-Out	
	Serial - In, Parallel - Out	
	Parallel-In, Serial-Out	
	Parigliel - In, Parigliel - Out	
,		
*94	Data may be notated left on night. Data may be shifted	
	Data may be notated left on night. Data may be shifted from left to night, on night to left at will, i.e., in	
	a bidirectional way.	
ř	Panallel - Input, Serial - Out	
	Parallel Data Input	
	1 1 2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	
	Senial-Data-Output	
	D Mil To Comint Must Shift Register	
	Parallel - In, Senial-Out, Shift Register	

- There are four data lines A, B, C, D through which the
- data is entered into the register in parallel form.

 The signal Shift / LOAD allows (a) the data to be entered in parallel form into the register and (b) the data to be shifted out serially from terminal Oy.

 When Shift (OAD line is HIbitt, gates (r., (r.2, and (r.3) are disabled, but gates (r.y, (r.5) and (r.6) are enabled allowing the data bits to shift right from one stage to the next.
- When shift/LOAD line is fow, gates Gry, Grs, Gr6 are disabled, whereas gates Gr, Grz and Grz are enabled allowing the data input to appear at the D inputs
 of the nespective FFS.
- When a clock pulse is applied, these data bits are shifted the o output terminals of the FFs and therefore, data is st inputted in one step
- The OR gate gllows wither the normal shifting operation on the parallel data entry depending on which NAD gates are enabled by the level on the Shift/LOAD input

	CO B		
*	Answer of Q. No. 5		
Westernan was a face of the second as the second			
•	The sequential circuit is a special type of circuit that has		
	9 series of inputs and outputs. The outputs of the		
	Sequential circuit depend on the both combination of		
	present input and previous outputs The previous output		
	The sequential circuit is a special type of circuit that has a series of inputs and outputs. The outputs of the sequential circuit depend on the both combination of present input and previous outputs. The previous output is treated as the present state.		
	Diegred 15 me jording state.		
•	So, The sequential circuit contains the combinational		
	So. The sequential circuit contains the combinational circuit and its memory storage elements.		
•	A sequential curcuit doesn't need to always contain a		
	combinational circuit so, the sequential circuit can		
No. of the second	A sequential conceit doesn't need to always contain a combinational conceit so, the sequential conceit can contain only on the memory element.		
	Inputs Combinational Outputs		
	Cincuit		
and produce the second of the			
	Memorill		
	Elements		
	CICHUIS		
	: pnisheold		
	737(31)		
(i)	Prievious output storied in mor		
(11)	Previous output is treated as present state.		
(iii)	So, next output is depends on previous output		
	4 priesent input.		



Answer of Q. No.4 * So, there are four basic types of shift registers: (b) Serial-In, Serial-Out (STSO) 7 (ii)Senial - In, Panallel - Out (SIPO) (iii) Panallel-In, Senial-Out (PISO) 4 (io) Parallel - In, Parallel - Out (PIPO) (i)Senial - In, Senial - Out No of clock cycle nequired of Senial-In, Senial-Out is n+(n-1). In SISO a single bit is shifted at a time in either night an left under clock control. T clock cycles are required in SISO (ii) Senial In , Panallel - Output No of clock cycle required of Serial-In, Parallel-Output is n. OR' we can say that I clock cycle is nequired for SIPO.

(iii) Panallel - In, Senial - Output

No of clock cycle required for Sen Parallel-In, Serial-Output is n OR we can say that 4 clock cycle is required for SIPO.

Chauhan
Raishree

PAGE NO.: US

DATE:

(20)	Parallel-In, Parallel-Output
	In PIPO, the inputs and outputs comes in a parallel way in register.
	No of clock cycle required is 71