

**Institute of Engineering & Technology**  
**Devi Ahilya Vishwavidyalaya, Indore**  
**Department of Computer Science & Engineering**



**Digital Electronics (CER3C4)**  
**LAB WORK**  
**(Different Types of Gates Performed on Tina Pro)**



**Submitted To:**

**Er. Sneha Moghe Mam**  
**CS-Dept**  
**IET-DAVV**

**Submitted By:**

**Tanishq Chauhan (21C3184)**  
**CS "B" 2<sup>nd</sup> Year**



## BUFFER(1-Pin)



**Truth Table**

S.No.	A (Input-1)	Output
1.	1	1
2.	0	0



# INVERTER(1-Pin)



**Truth Table**

S.No.	A (Input-1)	Output
1.	1	0
2.	0	1



# SCHMIDT INVERTER(1-Pin)



## Truth Table

S.No.	A (Input-1)	Output
1.	0	1
2.	1	0



## AND Gate (2-Inputs)



Truth Table

S.No.	A (Input-1)	B (Input-2)	Output
1.	0	0	0
2.	0	1	0
3.	1	0	0
4.	1	1	1



## AND Gate (3-Inputs)



**Truth Table**

S.No.	A (Input-1)	B (Input-2)	C (Input-3)	Output
1.	0	0	0	0
2.	0	0	1	0
3.	0	1	0	0
4.	0	1	1	0
5.	1	0	0	0
6.	1	0	1	0
7.	1	1	0	0
8.	1	1	1	1

## AND Gate (4-Inputs)





## Truth Table

<b>S.No.</b>	<b>A (Input-1)</b>	<b>B (Input-2)</b>	<b>C (Input-3)</b>	<b>D (Input-4)</b>	<b>Output</b>
<b>1.</b>	0	0	0	0	0
<b>2.</b>	0	0	0	1	0
<b>3.</b>	0	0	1	0	0
<b>4.</b>	0	0	1	1	0
<b>5.</b>	0	1	0	0	0
<b>6.</b>	0	1	0	1	0
<b>7.</b>	0	1	1	0	0
<b>8.</b>	0	1	1	1	0
<b>9.</b>	1	0	0	0	0
<b>10.</b>	1	0	0	1	0
<b>11.</b>	1	0	1	0	0
<b>12.</b>	1	0	1	1	0
<b>13.</b>	1	1	0	0	0
<b>14.</b>	1	1	0	1	0
<b>15.</b>	1	1	1	0	0
<b>16.</b>	1	1	1	1	1





## OR Gate (2-Inputs)



Truth Table

S.No.	A (Input-1)	B (Input-2)	Output
1.	0	0	0
2.	0	1	1
3.	1	0	1
4.	1	1	1



## OR Gate (3-Inputs)



**Truth Table**

S.No.	A (Input-1)	B (Input-2)	C (Input-3)	Output
1.	0	0	0	0
2.	0	0	1	1
3.	0	1	0	1
4.	0	1	1	1
5.	1	0	0	1
6.	1	0	1	1
7.	1	1	0	1
8.	1	1	1	1



## OR Gate (4-Inputs)



## Truth Table

<b>S.No.</b>	<b>A (Input-1)</b>	<b>B (Input-2)</b>	<b>C (Input-3)</b>	<b>D (Input-4)</b>	<b>Output</b>
<b>1.</b>	0	0	0	0	0
<b>2.</b>	0	0	0	1	1
<b>3.</b>	0	0	1	0	1
<b>4.</b>	0	0	1	1	1
<b>5.</b>	0	1	0	0	1
<b>6.</b>	0	1	0	1	1
<b>7.</b>	0	1	1	0	1
<b>8.</b>	0	1	1	1	1
<b>9.</b>	1	0	0	0	1
<b>10.</b>	1	0	0	1	1
<b>11.</b>	1	0	1	0	1
<b>12.</b>	1	0	1	1	1
<b>13.</b>	1	1	0	0	1
<b>14.</b>	1	1	0	1	1
<b>15.</b>	1	1	1	0	1
<b>16.</b>	1	1	1	1	1



## NAND Gate (2-Inputs)



Truth Table

S.No.	A (Input-1)	B (Input-2)	Output
1.	0	0	1
2.	0	1	1
3.	1	0	1
4.	1	1	0



## NAND Gate (3-Inputs)



**Truth Table**

S.No.	A (Input-1)	B (Input-2)	C (Input-3)	Output
1.	0	0	0	1
2.	0	0	1	1
3.	0	1	0	1
4.	0	1	1	1
5.	1	0	0	1
6.	1	0	1	1
7.	1	1	0	1
8.	1	1	1	0

## NAND Gate (4-Inputs)





## Truth Table

<b>S.No.</b>	<b>A (Input-1)</b>	<b>B (Input-2)</b>	<b>C (Input-3)</b>	<b>D (Input-4)</b>	<b>Output</b>
<b>1.</b>	0	0	0	0	1
<b>2.</b>	0	0	0	1	1
<b>3.</b>	0	0	1	0	1
<b>4.</b>	0	0	1	1	1
<b>5.</b>	0	1	0	0	1
<b>6.</b>	0	1	0	1	1
<b>7.</b>	0	1	1	0	1
<b>8.</b>	0	1	1	1	1
<b>9.</b>	1	0	0	0	1
<b>10.</b>	1	0	0	1	1
<b>11.</b>	1	0	1	0	1
<b>12.</b>	1	0	1	1	1
<b>13.</b>	1	1	0	0	1
<b>14.</b>	1	1	0	1	1
<b>15.</b>	1	1	1	0	1
<b>16.</b>	1	1	1	1	0





## NOR Gate (2-Inputs)



**Truth Table**

S.No.	A (Input-1)	B (Input-2)	Output
1.	0	0	1
2.	0	1	0
3.	1	0	0
4.	1	1	0



## NOR Gate (3-Inputs)



**Truth Table**

S.No.	A (Input-1)	B (Input-2)	C (Input-3)	Output
1.	0	0	0	1
2.	0	0	1	0
3.	0	1	0	0
4.	0	1	1	0
5.	1	0	0	0
6.	1	0	1	0
7.	1	1	0	0
8.	1	1	1	0



## NOR Gate (4-Inputs)



## Truth Table

<b>S.No.</b>	<b>A (Input-1)</b>	<b>B (Input-2)</b>	<b>C (Input-3)</b>	<b>D (Input-4)</b>	<b>Output</b>
<b>1.</b>	0	0	0	0	1
<b>2.</b>	0	0	0	1	0
<b>3.</b>	0	0	1	0	0
<b>4.</b>	0	0	1	1	0
<b>5.</b>	0	1	0	0	0
<b>6.</b>	0	1	0	1	0
<b>7.</b>	0	1	1	0	0
<b>8.</b>	0	1	1	1	0
<b>9.</b>	1	0	0	0	0
<b>10.</b>	1	0	0	1	0
<b>11.</b>	1	0	1	0	0
<b>12.</b>	1	0	1	1	0
<b>13.</b>	1	1	0	0	0
<b>14.</b>	1	1	0	1	0
<b>15.</b>	1	1	1	0	0
<b>16.</b>	1	1	1	1	0

## EX-OR Gate (2-Inputs)



**Truth Table**

S.No.	A (Input-1)	B (Input-2)	Output
1.	0	0	0
2.	0	1	1
3.	1	0	1
4.	1	1	0