Tanisha	Chauhan
21(3	184
CS-	B

Phawhan Rajshree -

	CS-B	PAGE NO.: 01  DATE:
	Computer Onganiza	tion 4 Anchitecture (CER361)
	Mid Semeste	n Test - III
*	Answer of Q. No 1	
S-No.	Isolated I/O	Memory Mapped IIO
1.	Memory and I/O have separate address space.	1. Both have same address space.
2.	It is complex due to separate separate logic is used to control both.	2. Simpler logic is used as IIO is also treated as memory only.
3.	Separate instruction control read and write operation in IIO and Memory.	3. Same instructions can control both IID and Memory.
4.	It is more efficient due to separate buses.	4. It is lesser efficient.
5.	Isolated IIO is larger in size due to more buses.	5. Memory Mapped IlO is smaller in size.

*	Answer of Q. No.2
•	DMA controller - Interface which allows Ilo triansfer
	directly between Memory and Device, freeing (PU for
	abletty between remort and
	other tasks
•	(PU initializes DMA controller by sending memory address
	and the block size (number of worlds).
•	The DMA controller needs the usual circuits of an interface to
	communicate with the CPU and IIO device.
•	In addition, it needs an additess register, a world count
	negister, and a set of address lines.
•	The address register and address lines are used for
	Livert (ammonia Hon) will the many
•	The world count register specifies the number of worlds man
	must be transferred.
٧	The data triansfer may be done directly between the gentle
	and memory when control of the DITH
The control of the state of the	how Figure 2.1 shows the block diagram of a typical
	MAINTEN APTO
•	The unit communicates with the CPU via the data bus and
•	The negister in the DMA are selected by the (PU through The
	address hus by enabling the DS (DMA select) and RS inputs.
	The negister in the DMA are selected by the CPU through the address bus by enabling the DS (DMA select) and RS inputs.  The RD (Read) and WR (Write) inputs are bidirectional.
_	When the BG input is 0, the CPU can communicate with the
	When the Boi input is 0, me cro can read from on write
	1. the DMA register
	to the DMA register. The (PI) has retinguished the buses and the
•	When Bot -1, me directly with the memory by specifying
and the second s	Drift can commonicate district historia activating
	to the DMA register.  When BG = 1. The (PU has retinquished the buses and the DMA can communicate directly with the memory by specifying an address an address in the address but and activating
	the RD at WR control.

## Answer of Q. No-2




Figure 2-1: Block Diagram of DMA Controller

Tanisha Chauhan 21(3184 CS-B

Phauhan

FAGE NO: 03

The DMA communicates with the external peripheral through the request and acknowledge lines by using a presorbed handshalling procedure

The DMA controller has there registers: an address register, a world count register, and a control register.

The address register contains an address to specify the desired location in memory.

The world count register holds the number of worlds to be

transferred

The negister is decremented by one after each world transfer and internally tested for zero.

The control register specifies the mode of transfer.

All negister in the DMA appear to the CPU as Ilo interface negisters.

Thus the CPU can nead from on write into the DMA negister under program control via the data bus.
The DMA is first initialized by the CPU

After that, the DMA starts and continues to fransfer data between memory and peripheral unit until an entire block is transferred.

Why

DMA stands for direct

Tn

Tanisha Chauhan 2103184 CS-B

PAGE NO .: OY
DATE:

Why

In CPU controller and DMA controller. The write and read control lines are "shared" between the DMA controller and CPU controller, they all have to be didirectional.

Arro and the Dra to that both the CPU controller and the Dra controller can control (active) these lines when needed.

On the other tend would also we can say that, These control lines morning through the data buses and also having control signals, when a Dra controller places a Bus Request input (BR) to CPU and to take the control the over Buses.

## \* Answer of Q. No.3

Von Newmann proposed his computer architecture design in 1945 which was later known as Von Newann architecture. It consisted of a control unit. Arithmetic and Logical Memory Unit (AUC), Registers 4 Input (Outputs.

Von Newmann architecture is based on the stored program computer concept, where instruction data and program data are stored in same memory. The design is still used in most computer produced today.

## A Von Newmann Based Computer Consists:

Uses a single processor

Uses one memory for both instruction and data

Executes program following fetch-decode-execute cycle.

Whatever we do to enhance performance, we cannot getaway from the fact instructions can only be done one at a time and can only be covered out sequentially. Both of these factors holds back the competence of the CPU. This is commonly referred to as the "Van Newmann Bottleneck".

This architecture is very important and is used in own PCs and even in Super computers.

Tanisha Chauhan 21(3184 CS-B

Thauhan




Figure 3.1: Von-Newmann Basic Anchitecture

Tanisha Chauhan 21(3184 CS-B

PAGE NO .: OG
DATE:

	DATE:	
* Answer of Q. No. 4		
Instruction: Add (R5), R3	(ontrol Signa)	
ares block in the first that the first the fir		
PC	Instruction	
( Add MAD	Decoder 4	
Bus of MAR	Control logic	
Data MDR Lines		
7 Karanan	IR	
The State of the S	R3	
Select MUX		
ALU Add ALU	R5	
generalism version and An		
Z		
Processon Bus		
The consequence of the consequence		
The processor is as follows		
<ul> <li>Program counter will give address</li> <li>Address is sent to MAIR along with the read signal</li> <li>R5 indicates direct address is not gives - Read signals will read the address from # where data</li> </ul>		
· Address is sent to MAIR along with the nead signal		
· R5 indicates direct address is not gives - Kead		
Nas to be tetrhed		
· MDX y selects an seelected addition operation performed		
· Mox y selects constant as seelected addition operation performed in ALU of the constant and data feetched is storred in Z		

Taroshy Chewhan Rajshree 2103184 (S-R The stored answer is moved from 2 to PC. Its is written in 4 WMFC bignal is released in dicaturgulash that MDR to IR signal are moved for decoding of instructions Original appeared of Rz is fetched and moved to After tade; dajer is moved out of 19012 4 dates in 4 is selected 4 purformed in ALU The result is storted in 2 The resultant is moved from 2 to R3 regular