
# F28379D ePWM

HCMUTE

Monna Dang (Dang Hoang Anh Chuong)


02/2024




# Outline


- 1. Overview
- 2. ePWM
- 3. ePWM example
- 4. ePWM Interrupt
- **5. PIE**

# 1. Overview






#### 2.1 TB block



A. These signals are generated by the digital compare (DC) submodule.


### 2.1 TB block



### 2.1 TB block

The proper procedure for enabling ePWM clocks is as follows:


- 1. Enable ePWM module clocks in the PCLKCRx register
- 2. Set TBCLKSYNC= 0
- 3. Configure ePWM modules
- 4. Set TBCLKSYNC= 1



### 2.1 TB block


Name	Description	Structure
TBCTL	Time-Base Control	EPwm <u>x</u> Regs.TBCTL.all =
TBCTL2	Time-Base Control	EPwm <u>x</u> Regs.TBCTL2.all =
TBSTS	Time-Base Status	EPwm <u>x</u> Regs.TBSTS.all =
TBPHS	Time-Base Phase	EPwm <u>x</u> Regs.TBPHS =
TBCTR	Time-Base Counter	EPwm <u>x</u> Regs.TBCTR =
TBPRD	Time-Base Period	EPwm <u>x</u> Regs.TBPRD =

#### 2.2 CC block



#### 2.2 CC block


# **ePWM Compare Event Waveforms**



### 2.2 CC block

Name	Description	Structure
CMPCTL	Compare Control	EPwmxRegs.CMPCTL.all =
CMPCTL2	Compare Control	EPwmxRegs.CMPCTL2.all =
CMPA	Compare A	EPwmxRegs.CMPA =
СМРВ	Compare B	EPwmxRegs.CMPB =
CMPC	Compare C	EPwmxRegs.CMPC =
CMPD	Compare D	EPwmxRegs.CMPD =

### 2.3 AQ block



### 2.3 AQ block

### **ePWM Action Qualifier Actions**

for EPWMA and EPWMB


S/W	Time-B	Base Cou	ınter equ	Trigger	Events:	EPWM Output Actions	
Force	Zero	СМРА	CMPB TBPRD		T1		
SW	ZX	CA X	CB X	PX	T1 X	T2 X	Do Nothing
SW ↓	Z ↓	CA ↓	CB ↓	P	<b>T1</b> ↓	<b>T2</b> ↓	Clear Low
SW ↑	<b>Z</b> ↑	CA ↑	CB ↑	<b>P</b> ↑	<b>T1</b> ↑	<b>T2</b> ↑	Set High
SW	Z	CA	СВТ	P	T1 T	T2 T	Toggle

Tx Event Sources = DCAEVT1, DCAEVT2, DCBEVT1, DCBEVT2, TZ1, TZ2, TZ3, EPWMxSYNCIN


### 2.3 AQ block

### **ePWM Count Up Asymmetric Waveform**

with Independent Modulation on EPWMA / B




# ePWM Count Up-Down Symmetric Waveform




# 2.3 AQ block

Name	Description	Structure
AQCTL	AQ Control Register	EPwmxRegs.AQCTL.all =
AQCTLA	AQ Control Output A	EPwmxRegs.AQCTLA.all =
AQCTLA2	AQ Control Output A	EPwmxRegs.AQCTLA2.all =
AQCTLB	AQ Control Output B	EPwmxRegs.AQCTLB.all =
AQCTLB2	AQ Control Output B	EPwmxRegs.AQCTLB2.all =
AQTSRCSEL	AQ T Source Select	EPwmxRegs.AQTSRCSEL =
AQSFRC	AQ S/W Force	EPwmxRegs.AQSFRC.all =
AQCSFRC	AQ Cont. S/W Force	EPwmxRegs.AQCSFRC.all =

#### 2.4 DB block



### 2.4 DB block



### 2.4 DB block

**Table 15-8. Classical Dead-Band Operating Modes** 

		DBCTL[F	POLSEL]	DBCTL[OUT_MODE]		
Mode	Mode Description	S3	S2	<b>S1</b>	S0	
1	EPWMxA and EPWMxB Passed Through (No Delay)	Х	Х	0	0	
2	Active High Complementary (AHC)	1	0	1	1	
3	Active Low Complementary (ALC)	0	1	1	1	
4	Active High (AH)	0	0	1	1	
5	Active Low (AL)	1	1	1	1	
6	EPWMxA Out = EPWMxA In (No Delay)	0 or 1	0 or 1	0	1	
	EPWMxB Out = EPWMxA In with Falling Edge Delay	0 01 1	0 01 1		'	
7	EPWMxA Out = EPWMxA In with Rising Edge Delay	0 or 1	0 or 1	1	0	
	EPWMxB Out = EPWMxB In with No Delay	0 01 1	0 01 1		O .	


### 2.4 DB block

**Table 15-9. Additional Dead-Band Operating Modes** 

	DBCTL[DEDB-MODE]	DBCTL[OUTSWAP]		
Mode Description	S8	S6	<b>S7</b>	
EPWMxA and EPWMxB signals are as defined by OUT-MODE bits.	0	0	0	
EPWMxA = A-path as defined by OUT-MODE bits.	0	0	1	
EPWMxB = A-path as defined by OUT-MODE bits (rising edge delay or delay-bypassed A-signal path)				
EPWMxA = B-path as defined by OUT-MODE bits (falling edge delay or delay-bypassed B-signal path)	0	1	0	
EPWMxB = B-path as defined by OUT-MODE bits				
EPWMxA = B-path as defined by OUT-MODE bits (falling edge delay or delay-bypassed B-signal path)	0	1	1	
EPWMxB = A-path as defined by OUT-MODE bits (rising edge delay or delay-bypassed A-signal path)				
Rising edge delay applied to EPWMxA / EPWMxB as selected by S4 switch (IN-MODE bits) on A signal path only.	0	Х	Х	
Falling edge delay applied to EPWMxA / EPWMxB as selected by S5 switch (INMODE bits) on B signal path only.				
Rising edge delay and falling edge delay applied to source selected by S4 switch (IN-MODE bits) and output to B signal path only. <sup>(1)</sup>	1	Х	Х	

<sup>(1)</sup> When this bit is set to 1, the user can always either set OUT\_MODE bits such that Apath = InA or set OUTSWAP bits such that EPWMxA=Bpath. Otherwise, EPWMxA is invalid.

#### 2.4 DB block



### 2.4 DB block

Name	Description	Structure			
DBCTL	Dead-Band Control	EPwmxRegs.DBCTL.all =			
DBCTL2	Dead-Band Control 2	EPwmxRegs.DBCTL2.all =			
DBRED,	14-bit Rising Edge Delay	EPwmxRegs.DBRED =			
DBFED, \	14-bit Falling Edge Delay	EPwmxRegs.DBFED =			

Rising Edge Delay =  $T_{TBCLK}$  x DBRED Falling Edge Delay =  $T_{TBCLK}$  x DBFED

# 3. ePWM example


```
// GPI00
EALLOW:
GpioCtrlRegs.GPAGMUX1.bit.GPIO0 = 0x0; // ePWM
GpioCtrlRegs.GPAMUX1.bit.GPIO0 = 0x1; // ePWM
GpioCtrlRegs.GPADIR.bit.GPIO0 = 1;  // OUTPUT
// GPI01
GpioCtrlRegs.GPAGMUX1.bit.GPIO1 = 0x0; // ePWM
GpioCtrlRegs.GPAMUX1.bit.GPIO1 = 0x1;  // ePWM
GpioCtrlRegs.GPADIR.bit.GPIO1 = 1;  // OUTPUT
EDIS;
* ClkCfgRegs.PERCLKDIVSEL[EPWMCLKDIV] = 01; CLOCKSYS divide by 2 => CLOCK to ePWM = 200MHz/2 = 100Mhz; (datasheet)
                CLKDIV*HSPCLKDIV
                                                            CLKDIV*HSPCLKDIV
  Tpwm = 2xTBPRDx----- = 100us (10kHz) // TBCLK = ----- = 10ns
                                                                 100MHz
                 100MHz
  TBPRD = 5000; CLKDIV=1; HSPCLKDIV=1
// TB block
EPwm1Regs.TBPRD = 5000;
                                                   // Set Period
EPwm1Regs.TBPHS.bit.TBPHS = 0;
                                                  // Set Phase shift
EPwm1Regs.TBCTR = 0;
                                                   // Clear counter
EPwm1Regs.TBCTL.bit.CTRMODE = TB COUNT UPDOWN;
                                                  // Set count direction
EPwm1Regs.TBCTL.bit.PHSEN = TB DISABLE;
                                                  // Disable phase loading
EPwm1Regs.TBCTL.bit.HSPCLKDIV = 0x0;
                                                   // divide by 1
                                                   // divide by 1
EPwm1Regs.TBCTL.bit.CLKDIV = 0x0;
```

# 3. ePWM example

```
// AQ block
EPwm1Regs.AQCTLA.bit.CAU
                                                          when counter = CMPA UP direction (i.e when Vr
                         = AQ SET;
                                                 // SET
EPwm1Regs.AQCTLA.bit.CAD = AQ CLEAR;
                                                 // CLEAR when counter = CMPA DOWN direction (i.e when Vr
EPwm1Regs.AQCTLB.bit.CBU = AQ NO ACTION;
                                                 // Do no thing
EPwm1Regs.AQCTLB.bit.CBD = AQ NO ACTION;
                                                  // Do no thing
// DB block
                                              // S4, S5 = 0
EPwm1Regs.DBCTL.bit.IN MODE = DBA ALL;
EPwm1Regs.DBCTL.bit.DEDB MODE = 0;
                                              // S8 = 0
 EPwm1Regs.DBCTL.bit.POLSEL = 0x0;
                                                 // S3 =1, S2=0 (0x2)
                                              // S1 = 1, S0 = 1;
EPwm1Regs.DBCTL.bit.OUT_MODE = DB_FULL_ENABLE;
EPwm1Regs.DBCTL.bit.OUTSWAP = 0;
                                                  // S6,S7 = 0
EPwm1Regs.DBFED.all = 500;
                                                  // Falling edge delay
                                                                            500*10ns = 5000ns = 5us
EPwm1Regs.DBRED.all = 200;
                                                  // Rising edge delay
                                                                            200*10ns = 2000ns = 2us
```


# 4. ePWM Interrupt

#### 4.1 ET block



# 4. ePWM Interrupt

### 4.1 ET block



# 4. ePWM Interrupt


### 4.1 ET block

Name	Description	Structure
ETSEL	Event-Trigger Selection	EPwmxRegs.ETSEL.all =
ETPS	Event-Trigger Pre-Scale	EPwmxRegs.ETPS.all =
ETFLG	Event-Trigger Flag	EPwmxRegs.ETFLG.all =
ETCLR	Event-Trigger Clear	EPwmxRegs.ETCLR.all =
ETFRC	Event-Trigger Force	EPwmxRegs.ETFRC.all =

Refer to the Technical Reference Manual for a complete listing of registers

#### **5.1 Overview**

# **Interrupt Sources**






Figure 3-1. Device Interrupt Architecture

### **5.1 Overview**




Figure 3-2. Interrupt Propagation Path

### **5.2** Enable Interrupt

### Init Interrupt Sequence

- Step 1: Disable global interrupt (DINT).
- Step 2: Set ENPIE bit of PIECTRL register.
- Step 3: Write ISR vector to appropriate location in PIE table.
- Step 4: Set the appropriate PIEIERx bit for each interrupt.
- Step 5: Set the CPU IER bit for any PIE group containing enabled interrupts.
- Step 6: Enable the interrupt in the peripheral.
- Step 7: Enable interrupts globally (EINT).

### **5.3 Channel Mapping**

**Table 3-2. PIE Channel Mapping** 

	INTx.1	INTx.2	INTx.3	INTx.4	INTx.5	INTx.6	INTx.7	INTx.8	INTx.9	INTx.10	INTx.11	INTx.12	INTx.13	INTx.14	INTx.15	INTx.16
INT1.y	ADCA1	ADCB1	ADCC1	XINT1	XINT2	ADCD1	TIMER0	WAKE	-	-	-	-	IPC0	IPC1	IPC2	IPC3
INT2.y	EPWM1_ TZ	EPWM2_ TZ	EPWM3_ TZ	EPWM4_ TZ	EPWM5_ TZ	EPWM6_ TZ	EPWM7_ TZ	EPWM8_ TZ	EPWM9_ TZ	EPWM10_ TZ	EPWM11_ TZ	EPWM12_ TZ	-	-	-	-
INT3.y	EPWM1	EPWM2	EPWM3	EPWM4	EPWM5	EPWM6	EPWM7	EPWM8	EPWM9	EPWM10	EPWM11	EPWM12	-	-	-	-
INT4.y	ECAP1	ECAP2	ECAP3	ECAP4	ECAP5	ECAP6	-	-	-	-	-	-	-	-	-	-
INT5.y	EQEP1	EQEP2	EQEP3	-	CLB1	CLB2	CLB3	CLB4	SD1	SD2	-	-	-	-	-	-
INT6.y	SPIA_RX	SPIA_TX	SPIB_RX	SPIB_TX	MCBSPA_ RX	MCBSPA_ TX	MCBSPB_ RX	MCBSPB_ TX	SPIC_RX	SPIC_TX	-	-	-	-	-	-
INT7.y	DMA_ CH1	DMA_ CH2	DMA_ CH3	DMA_ CH4	DMA_ CH5	DMA_ CH6	-	-	-	-	-	-	-	-	-	-
INT8.y	I2CA	I2CA_ FIFO	I2CB	I2CB_ FIFO	SCIC_RX	SCIC_TX	SCID_RX	SCID_TX	-	-	-	-	-	-	UPPA (CPU1 only)	-
INT9.y	SCIA_RX	SCIA_TX	SCIB_RX	SCIB_TX	CANA_0	CANA_1	CANB_0	CANB_1	-	-	-	-	-	-	USBA (CPU1 only)	-
INT10.y	ADCA_ EVT	ADCA2	ADCA3	ADCA4	ADCB_ EVT	ADCB2	ADCB3	ADCB4	ADCC_ EVT	ADCC2	ADCC3	ADCC4	ADCD_ EVT	ADCD2	ADCD3	ADCD4
INT11.y	CLA1_1	CLA1_2	CLA1_3	CLA1_4	CLA1_5	CLA1_6	CLA1_7	CLA1_8	-	-	-	-	-	-	-	-
INT12.y	XINT3	XINT4	XINT5	-	-	VCU	FPU_ OVER FLOW	FPU_ UNDER FLOW	EMIF_ ERROR	RAM_ CORRECT ABLE_ ERROR	FLASH_ CORRECT ABLE_ ERROR	RAM_ ACCESS_ VIOLATION	SYS_PLL_ SLIP	AUX_PLL_ SLIP	CLA OVER FLOW	CLA UNDER FLOW

### **5.4 Register**

### **Interrupt Flag Register (IFR)**

15	14	13	12	11	10	9	8
RTOSINT	DLOGINT	INT14	INT13	INT12	INT11	INT10	INT9
7	6	5	4	3	2	1	0
INT8	INT7	INT6	INT5	INT4	INT3	INT2	INT1

Pending: IFR  $_{Bit} = 1$ Absent: IFR  $_{Bit} = 0$ 

### **Interrupt Enable Register (IER)**

15	14	13	12	11	10	9	8
RTOSINT	DLOGINT	INT14	INT13	INT12	INT11	INT10	INT9
7	6	5	4	3	2	1	0
INT8	INT7	INT6	INT5	INT4	INT3	INT2	INT1

Enable: Set  $IER_{Bit} = 1$ Disable: Clear  $IER_{Bit} = 0$ 

### **Interrupt Global Mask Bit**

ST1 Bit 0 INTM


- INTM used to globally enable/disable interrupts:
  - ♦ Enable: INTM = 0
  - ◆ Disable: INTM = 1 (reset value)

```
/*** Global Interrupts ***/
asm(" CLRC INTM"); //enable global interrupts
asm(" SETC INTM"); //disable global interrupts
```

In C code, controlSUITE's DINT and EINT macros can be used for this purpose


### **5.4 Register**

### **Peripheral Interrupt Expansion - PIE**



### **5.4 Register**

# **PIE Registers**




### 5.5 Example – Generate 50Hz Sine Waveform Using DAC MCP4921

```
// ET block
EPwm1Regs.ETSEL.bit.INTSEL = ET_CTR_PRD;  // Enable Interrupt on Period event
EPwm1Regs.ETSEL.bit.INTEN = 1;
                                           // Enable interrupt
EPwm1Regs.ETPS.bit.INTPRD = ET_1ST;
                                            // Generate an interrupt on the first event
interrupt void ePWM1 ISR(){
    count+=1; count%=200; // 0 -> 199
    CSA(0);
    SEND_DAC(PHASE_A[count]);
    CSA(1);
    EPwm1Regs.ETCLR.bit.INT = 1;
                                // Clear interrupt Flag
    PieCtrlRegs.PIEACK.all = PIEACK_GROUP3; // Clear PIE flag on group 3
```

### 5.5 Example – Generate 50Hz Sine Waveform Using DAC MCP4921

```
DINT; //Disable Globle INT
InitPieCtrl();
// Disable and clear all INT CPU flag
IER = 0x00000;
IFR = 0x00000;
InitPieVectTable();
EALLOW;
PieVectTable.EPWM1_INT = &ePWM1_ISR; //function for ePWM1 ISR
EDIS;
// ePWM
EALLOW;
CpuSysRegs.PCLKCR0.bit.TBCLKSYNC = 0; // Disable the time-base clock (Synchronization)
EDIS;
Init ePWM();
EALLOW;
CpuSysRegs.PCLKCR0.bit.TBCLKSYNC = 1; // Enable the time-base clock (Synchronization)
EDIS;
// ePWM
Init GPIO();
IER |= M INT3; //Enable group 3 interrupts
PieCtrlRegs.PIEIER3.bit.INTx1 = 1; // Enable ePWM1 interrupt on Group 3
EINT; // Enable Global interrupt INTM
```

### 5.5 Example – Generate 50Hz Sine Waveform Using DAC MCP4921



# THANKS FOR WATCHING



**HCMUTE** 

**Monna Dang (Dang Hoang Anh Chuong)** 

02/2024

# Some Useful Links

Resource Explorer (Online course)

https://dev.ti.com/tirex/explore/node?node=A\_\_AEd34C6EIRh7UOzlmPh7Fg\_\_c2000ware\_software\_package\_\_gYkahfz LATEST

https://software-dl.ti.com/C2000/docs/optimization\_guide/intro.html

**CCS** Guide

https://software-dl.ti.com/ccs/esd/documents/users\_guide/index.html

#### **DESIGNDRIVE**

https://www.ti.com/tool/DESIGNDRIVE

FAQ

https://e2e.ti.com/support/microcontrollers/c2000-microcontrollers-group/c2000/f/c2000-microcontrollers-forum

SinTable GEN

https://ppelikan.github.io/drlut/