

Si Wafer Manufacturing

- Si – 2nd most abundant material on earth's crust (~ 28%)
- But in the form of SiO₂ – quartz – sand (SiO₂ + impurities)
- VLSI grade: impurity levels typically ppb or 10¹³ cm⁻³ (~10¹⁵ cm⁻³ carbon & 10¹⁸ cm⁻³ oxygen are acceptable in certain applications)
- Single crystal is required for electronic and photovoltaic applications
- Desired resistivity (doping) and orientation
- Required in the shape of circular wafers for VLSI and square for solar cells
- Mechanical properties
 - smooth mirror finish top surface (lithography and interfaces) for VLSI. As-cut, rough surface for solar cells
 - minimal bow and taper
 - thickness of the wafer to give mechanical strength

2024 Monsoon


EE669: Crystal Growth; Anil Kottantharayil

1

1

Quartz to Metallurgical Grade Silicon

~ 2000C & 13 kWh/kg



quartzite coke / coal Metallurgical grade ~ 98% purity

Typical impurities in metallurgical grade Silicon (in ppm by weight)

O: 100 – 5000	V: 1 – 300
Fe: 300 – 5000	B: 5 – 70
Al: 300 – 5000	P: 5 – 100
Ca: 20 – 2000	Cu: 5 – 100
C: 50 – 1500	Cr: 5 – 150
Mg: 5 – 200	Ni: 10 – 100
Ti: 100 – 1000	Zr: 5 – 300
Mn: 10 – 300	Mo: 1 – 10

The use of metallurgical grade silicon:
38% for aluminum alloys, 37% by chemical industry for various silicones etc., 25% by PV (22%) and VLSI(3%) industries.

1. Luque and S. Hegedus, Handbook of Photovoltaic Science and Engineering, Wiley, 2011
2. Guo et al., An overview of the comprehensive utilization of silicon-based solid waste related to PV industry, Resources Conservation and Recycling, 2021


2024 Monsoon

EE669: Crystal Growth; Anil Kottantharayil

2

2

Arc furnace for metallurgical grade silicon production




2024 Monsoon

EE669: Crystal Growth; Anil Kottantharayil

3

3

Metallurgical grade to electronic grade silicon



Further purification by fractional distillation
Silane is a gas at room temperature, boiling point of -112C
SiH₃Cl : boiling point -30.4C
SiH₂Cl₂ : boiling point 8.3C
SiHCl₃ : boiling point 33C
SiCl₄ : boiling point 57.6C


2024 Monsoon

EE669: Crystal Growth; Anil Kottantharayil

4

4

Siemens process for production of electronic grade Silicon



Siemens process reactions

$$\text{SiHCl}_3 + \text{H}_2 \rightarrow \text{Si} + 3\text{HCl}$$

$$2\text{SiHCl}_3 \rightarrow \text{SiH}_2\text{Cl}_2 + \text{SiCl}_4$$

$$\text{SiH}_2\text{Cl}_2 \rightarrow \text{Si} + 2\text{HCl}$$


$$\text{HCl} + \text{SiHCl}_3 \rightarrow \text{SiCl}_4 + \text{H}_2$$

90 % energy lost to the cold walls
Purity of poly-Si obtained: 11' 9s
Single crystal wafers required.

A. Luque and S. Hegedus, Handbook of Photovoltaic Science and Engineering, Wiley, 2011
2024 Monsoon EE669: Crystal Growth; Anil Kottantharayil 5

5

Si Ingot Manufacturing




- Two techniques for fabrication of single crystal Si ingots
 - Czochralski method
 - Large ingot diameter possible
 - High Oxygen ($\sim 10^{18} \text{ cm}^{-3}$) and Carbon ($\sim 10^{15} \text{ cm}^{-3}$) content
 - Most electronic grade silicon made by Cz process
 - Float-Zone method
 - Smaller ingots
 - Low impurity concentrations
 - High resistivity wafers
 - Detectors (dark current in photodiodes)
 - Power semiconductor devices (breakdown voltage)
 - Highest efficiency solar cells (dark current)
- Purification by concentration change by segregation during the liquid – solid transition

2024 Monsoon EE669: Crystal Growth; Anil Kottantharayil 6

6

Si Ingot Manufacturing (2)

Czochralski Method



Seed
Silicon Ingot
Quartz crucible
Water cooled jacket
Heat shield
Carbon heater
Graphite crucible
Crucible support
Spill tray
Electrode

Chunk polysilicon in melt phase

Cz crystal pulling furnace

<http://www.processspecialties.com/siliconp.htm> <http://www.memc.com/co-as-description-crystal-growth.asp>

2024 Monsoon EE669: Crystal Growth; Anil Kottantharayil 7

7

Dopant incorporation in the crystal in the CZ process

Segregation

Due to different solubilities of the dopant (or impurity) in the solid and liquid phases, the dopant would segregate to the phase in which the solubility is higher

$$\frac{C_S}{C_M} = K \left(1 - \frac{W}{W_M}\right)^{K-1}$$

Where,

- C_L is the concentration by weight of the dopant in the liquid at time "t"
- C_S is the concentration by weight of the dopant in the solid at time "t"
- The segregation coefficient K is defined as $K = \frac{C_S}{C_L}$

- W is the weight of the crystal grown in time "t"
- W_M is the initial weight of the melt

See supplementary slides for derivation

2024 Monsoon EE669: Crystal Growth; Anil Kottantharayil 8

8

Dopant incorporation in the crystal in the CZ process (2)

Segregation coefficient of common dopants & impurities of interest in Si

Impurity	Segregation coefficient
As	0.3
C	0.07
O	0.5
P	0.35
Sb	0.023
Al	2.8×10^{-3}
Ga	8×10^{-3}
B	0.8
Au	2.5×10^{-5}


2024 Monsoon

EE669: Crystal Growth; Anil Kottantharayil

9

9

Dopant incorporation in the crystal in the CZ process (3)



Exercise: Assuming that the initial concentration of the dopant in the melt is 10^{16} cm^{-3} , calculate and plot the doping concentration along the length of a Si Cz ingot of 12-inch diameter and 2 meters tall, for the following dopants or impurities:

B, Ga, P, Au

S. K. Ghandhi, VLSI Fabrication Principles – Silicon and Gallium Arsenide, 2nd ed., John Wiley and Sons, 2008

2024 Monsoon

EE669: Crystal Growth; Anil Kottantharayil

10

10

Oxygen incorporation in the crystal during the Cz process

- In CZ process, oxygen dissolves into the melt from the quartz crucible
- Typical concentrations are in the range of $5 \times 10^{17} - 10^{18} \text{ cm}^{-3}$
- There are four effects of oxygen in silicon, two of which are discussed below. For the rest, please see supplementary information.

1. Oxygen donors:
 - SiO_4 complexes which act like donors.
 - Can increase the resistivity of lightly p-type doped Si by compensation.
 - Forms in the temperature range of 400 – 500 °C and is unstable above 500 °C
2. Oxygen forms complexes with boron, which are efficient recombination centers

J. D. Plummer, M. D. Deal, P. G. Griffin, Silicon VLSI Technology, Pearson Education, 2001

2024 Monsoon

EE669: Crystal Growth; Anil Kottantharayil

11

11

Carbon incorporation in the crystal during the CZ process

- In CZ process, oxygen dissolves into the melt from the quartz crucible and some of the oxygen would form SiO which is then evaporated from the surface of the melt
- SiO reacts with the graphite parts to form CO which gets dissolved in the melt and gets incorporated in the crystal
- Typical concentrations are in the range of 10^{16} cm^{-3}
- The following C related effects are possible in Si
 1. C is a group 4 atom and hence can occupy a substitutional site without any harm
 2. C is smaller than Si so there is a local contraction at the site. Oxygen precipitation results in local expansion.
 - So the precipitation of C and SiO_2 can go hand in hand
 - It would be difficult to create oxygen free regions in the wafer which has large C concentration

J. D. Plummer, M. D. Deal, P. G. Griffin, Silicon VLSI Technology, Pearson Education, 2001


2024 Monsoon

EE669: Crystal Growth; Anil Kottantharayil

12

12

Liquid Encapsulated Cz Process for GaAs & InP



- GaAs melts at 1240°C, As preferentially evaporates compared to Ga
- B₂O₃ melts at 460°C
- InP melts at 1062°C, P preferentially evaporates compared to In

Plummer and Griffin, Integrated Circuit Fabrication: Science and Technology, 2023.

2024 Monsoon


EE669: Crystal Growth; Anil Kottantharayil

13

13

Si Ingot Manufacturing (3)

Float-Zone Method



Poly-Si

Molten Si

RF coils

Si crystal Seed

- EGS (poly-Si) rods
- No crucibles
- Heating by Eddy currents
- Low contamination

<http://www.topsil.com/410>

2024 Monsoon

EE669: Crystal Growth; Anil Kottantharayil

14


14

Impurity segregation in the crystal during the FZ process

- An analysis similar to that in CZ process can be carried out.

- The rod can be subjected to more than one zone refining pass which result in highly pure material at one end of the rod

- Reasonably uniform doping of the crystal can be obtained by a reverse pass after the initial pass for crystallization



S. K. Ghandhi, VLSI Fabrication Principles – Silicon and Gallium Arsenide, John Wiley and Sons, 1983

2024 Monsoon

EE669: Crystal Growth; Anil Kottantharayil

15

15

Doping of the FZ ingots

- If the initial poly-Si rod has a uniform doping, reasonably uniform doping of the crystal can be obtained by a reverse pass after the initial pass for crystallization

- Carrying out the process in an ambient containing diluted gaseous compounds of the dopants like PH₃, B₂H₆ can be used for doping of the crystal

- Neutron transmutation doping: Si contains native ³⁰Si isotope (~ 3%), part of which can be converted to ³¹Si by neutron radiation. ³¹Si decays to ³¹P with a half life of 2.62 hrs. 5 – 10 Ω cm doping can be achieved.

S. K. Ghandhi, VLSI Fabrication Principles – Silicon and Gallium Arsenide, John Wiley and Sons, 1983


2024 Monsoon

EE669: Crystal Growth; Anil Kottantharayil

16


16

Si Wafer Manufacturing for VLSI (4)




Grinding the ingot

Flats or notches are ground on the ingot



Wafer slicing



Edge profiling

Kerf loss of $\sim 60 \mu\text{m}$

https://youtu.be/jpnXZa_hWq4?si=i_YYmizni1H-FN3k
Accessed 2024


2024 Monsoon

EE669: Crystal Growth; Anil Kottantharayil

17


17

Si Wafer Manufacturing for VLSI (5)



Wafer lapping
 $\text{Al}_2\text{O}_3 + \text{water} + \text{glycerine}$
Removes bow & taper
Flat wafer

Si etch
 $\text{HNO}_3 + \text{HF} + \text{acetic acid}$
Removes mechanical damage



Wafer polish
 $\text{NaOH} + \text{SiO}_2$
CMP
Mirror finish



Epitaxy
High quality Si
on top for devices

<http://www.memc.com/index.php?view=Process-Animations->
Accessed in 2013.


2024 Monsoon

EE669: Crystal Growth; Anil Kottantharayil

18

18

Primary and secondary flats on silicon wafers



- Flats are not universal standards
- It is likely that you find wafers of the above kind with just one flat
- Wafers above 6" diameter typically do not have flats, instead they have a notch.

2024 Monsoon


EE669: Crystal Growth; Anil Kottantharayil

19

19

Silicon on insulator (SOI) wafers

- Smart-cut



H. Van meer, Ph. D. thesis, KU Leuven, 2002

2024 Monsoon

EE669: Crystal Growth; Anil Kottantharayil

20

20

Bibliography

- C.-H. Tung, G. T. T. Sheng and C.-Y. Lu, ULSI Semiconductor Technology Atlas, Wiley Interscience, 2003
- M. Yang et al., "Performance dependence of CMOS on silicon substrate orientation for ultrathin oxynitride and HfO₂ gate dielectrics", IEEE Electron Device Letters, 2003, pp. 339
- A. Luque and S. Hegedus, Handbook of Photovoltaic Science and Engineering, Wiley, 2011
- SK Gandhi, "VLSI Fabrication Principles: Silicon and Gallium Arsenide, 2nd ed., Wiley, 2008.
- Jean-Pierre Colinge, Silicon-on-insulator technology, Materials to VLSI, 2nd edition, Kluwer Academic Publishers, 1997.
- James B. Kuo and Ker-Wei Su, CMOS VLSI Engineering Silicon-on-insulator (SOI), Kluwer Academic Publishers, 1998.
- Sorin Cristoloveanu and Sheng Li, Electrical Characterization of Silicon-on-Insulator Materials and Devices, Springer International Series in Engineering and Computer Science, 1995.
- A Rafune et al., "Directional solidification of polycrystalline silicon ingots by successive relaxation of supercooling method", Journal of Crystal Growth, vol. 308, pp. 5-9, 2007.

2024 Monsoon

EE669: Crystal Growth; Anil Kottantharayil

21