

Atomic Layer Etching

$\text{Cl}_2 (\text{g}) + \text{Si} (\text{s}) \rightarrow \text{SiCl}_x (\text{s})$

Si Chlorination

Reaction A
Modification

SiCl ALE by Ar^+

Reaction B
Modified Layer Etched

Cl_2 introduction
Chemisorption to saturation
Purge of Cl_2

Ar plasma
Selective removal of the surface layer
Purge of Ar

Plummer and Griffin, Integrated Circuit Fabrication: Science and Technology, 2023

2024 Monsoon EE669: Etching: Anil Kottantharayil 1

1

Atomic Layer Etching (2)

Etch Per Cycle (EPC)

Ion Energy (or $\text{K} \cdot \text{t}$)

Mod Etch Mod Etch Mod Etch

← Cycle 1 →

↑ Total Etched

Time

K. J. Kanarik et al., J. Vac. Sci. Technol. A. 2020;39(1).
doi:10.1116/6.0000762

Plummer and Griffin, Integrated Circuit Fabrication: Science and Technology, 2023

2023 Monsoon EE669: Etching: Anil Kottantharayil 2

2

Chemical Mechanical Planarization or Chemical Mechanical Polishing (CMP)

- CMP involves removal of materials by a combination of chemical and abrasive action to achieve highly planar surfaces that are also very smooth
- CMP processes aim to minimize and eliminate direct material removal either by mechanical abrasion or by chemical etching.

M. Krishnan et al., Chem. Rev. 2010, 110, 1, 178–204

2024 Monsoon CMP: Anil Kottantharayil 3

3

Why Planarize?

Another example is backend interconnect.

ILD = Fluorinated SiO_2


metal6
via5
metal5

Aspect Ratio
 $T/W = 1.6$


Shauly, E.N.; Rosenthal, S., J. Low Power Electron. Appl. 2021, 11, 2.

2024 Monsoon CMP: Anil Kottantharayil 4


4




5




6




7




8




9



10



11




12



CMP process and material removal mechanism

Oxide CMP: $(\text{SiO}_2)_x + 2\text{H}_2\text{O} \rightleftharpoons (\text{SiO}_2)_{x-1} + \text{Si}(\text{OH})_4$

Copper CMP:



Shauly, E.N.; Rosenthal, S., J. Low Power Electron. Appl. 2021, 11, 2.

2024 Monsoon

CMP: Anil Kottantharayil

13

13



Applications of CMP in ULSI

- Polishing of silicon wafer after cutting of ingot
- Shallow trench isolation
- Replacement gate process
- Planarization of pre-metal and interlayer dielectrics (between metals)
- Removal of W, TiN/TaN layers (tungsten plug process)
- Copper damascene process
-

2024 Monsoon


CMP: Anil Kottantharayil

14

14



Challenges: dishing and erosion, e.g. STI



STI thickness variations resulting from the 3 layouts

Kang et al., Proc. 2006 International Conference on Computer-Aided Design (ICCAD'06), November 5-9, 2006

2024 Monsoon


CMP: Anil Kottantharayil

15

15



Challenges: Corrosion



Various forms of corrosion in Cu CMP.

M. Krishnan et al., Chem. Rev. 2010, 110, 178-204

2024 Monsoon

CMP: Anil Kottantharayil


16

16



Process integration for device fabrication: silicon solar cell

Passivated emitter and rear contact (PERC) solar cell



Exercise:

Write a process sequence for the fabrication of the device.

2024 Monsoon

CMP: Anil Kottantharayil

17