



EE669: VLSI Technology

A Typical CMOS Process Flow


Anil Kottantharayil
Department of Electrical Engineering
IIT Bombay

1








2





_
























13






Exercise

From the 45 nm technology node (introduced in ~ 2007) onwards, high-k/metal gates are used in CMOS technology. Due to thermal and other concerns, a replacement gate process was used for the integration of high-k/metal gates. Using "Plummer and Griffin, Integrated Circuit Fabrication: Science and Technology, 2023" as the reference, study the replacement gate process, and write down the sequence of process steps starting after the S/D contact formation, required for the realization of the transistor. Only process steps before the backend of line should be mentioned. Note that in a replacement gate process, a silicide is typically not grown on the poly-Si dummy gate. Instead, the poly-Si is capped to prevent silicidation.

2024 Monsoor

EE669: CMOS Process Flow: Anil Kottantharayil 14

14



15

16