



EE669: VLSI Technology

## A Typical CMOS Process Flow


Anil Kottantharayil

Department of Electrical Engineering  
IIT Bombay

1



## What do we aim to make?



Plummer and Griffin, Integrated Circuit Fabrication: Science and Technology, 2023.

2024 Monsoon


EE669: CMOS Process Flow: Anil Kottantharayil 2

2



## Choice of wafers

- Wafer diameter
- Crystal orientation
- Wafer doping type
- Doping concentration in the wafer



S. M. Sze, Physics of Semiconductor Devices

2024 Monsoon


EE669: CMOS Process Flow: Anil Kottantharayil 3

3




## STI: Shallow Trench Isolation


Pad oxide growth => nitride deposition  
=> Photolithography => RIE of oxide/nitride




Trench etching by RIE




Sidewall oxidation, corner rounding




Oxide fill by CVD



CMP for planarization



HF  
Oxide Etch



2024 Monsoon

EE669: CMOS Process Flow: Anil Kottantharayil 4

4

**STI: Shallow Trench Isolation (2)**

41.83 nm

50 nm

**b**

Zhao *et al.* Study of the yield improvement and reliability of 28 nm advanced chips based on structural analysis. *J Mater Sci: Mater Electron* **32**, 18076–18086

2024 Monsoon EE669: CMOS Process Flow: Anil Kottantharayil 5

5

**Well Formation**

Mask n-well by resist  
p-type implants  
Strip resist

Mask p-well by resist  
n-type implants  
Strip resist

Thermal anneal  
To remove implant damage  
& diffuse dopants

Boron Implant

Phosphorus Implant

PMOS – N well NMOS – P well

PMOS – N well NMOS – P well

PMOS – N well NMOS – P well

$10^{18}$   $10^{18}$

2024 Monsoon EE669: CMOS Process Flow: Anil Kottantharayil 6

6

**Threshold Voltage Adjust Implant**

Mask p-well by resist  
n-type implants  
Strip resist

Mask p-well by resist  
n-type implants  
Strip resist

Short thermal anneal  
To remove implant damage

Phosphorus Implant

Boron Implant

PMOS – N well NMOS – P well

PMOS – N well NMOS – P well

2024 Monsoon EE669: CMOS Process Flow: Anil Kottantharayil 7

7

**Gate oxide and poly-Si Gate**

Remove implant screening Oxide  
RCA Cleaning  
Gate oxidation  
LPCVD poly-Si layer  
Remove backside layers


Gate lithography  
RIE of poly-Si  
Strip resist  
RCA clean  
Re-oxidation

Polysilicon Gate

Polysilicon Gate Oxidation


2024 Monsoon EE669: CMOS Process Flow: Anil Kottantharayil 8

8



## Halo implants


**N-well mask litho**  
**p-type HALO implant**  
**Strip resist**



Boron  
Halo Implant

PMOS – N well    NMOS – P well

**P-well mask litho**  
**n-type HALO implant**  
**Strip resist**  
**RT anneal**




Phosphorus  
Halo Implant

PMOS – N well    NMOS – P well


2024 Monsoon
EE669: CMOS Process Flow: Anil Kottantharayil 9

9



## Source/drain extension implants


**N-well mask litho**  
**p-type extension implant**  
**Strip resist**



Arsenic Implant

PMOS    NMOS

**P-well mask litho**  
**n-type extension implant**  
**Strip resist**  
**RT anneal**




Boron Implant

PMOS    NMOS


2024 Monsoon
EE669: CMOS Process Flow: Anil Kottantharayil 10

10




## Spacer Formation

**Conformal deposition**  
**of dielectric layer(s) :**  
**oxide and nitride**  
**remove backside layers**



PMOS    NMOS


**anisotropic dry etching**



PMOS    NMOS


2024 Monsoon
EE669: CMOS Process Flow: Anil Kottantharayil 11

11



## Deep source/drain implants


**N-well mask litho**  
**n-type implant**  
**strip resist**



Arsenic Implant

PMOS    NMOS

**P-well mask litho**  
**p-type implant**  
**strip resist**  
**RT anneal**




Boron Implant

PMOS    NMOS

2024 Monsoon
EE669: CMOS Process Flow: Anil Kottantharayil 12

12




## Self aligned silicide (salicide) contacts

**Wet/dry etch oxide**  
**metal sputter :**  
Ti, Co/Ti, Ni


  
  

**Silicidation RTP treatment**  
**Selective etch**  
**(Opt.) 2nd RTP treatment**



2024 Monsoon
EE669: CMOS Process Flow: Anil Kottantharayil 13

13




## Exercise

From the 45 nm technology node (introduced in ~ 2007) onwards, high-k/metal gates are used in CMOS technology. Due to thermal and other concerns, a replacement gate process was used for the integration of high-k/metal gates. Using "Plummer and Griffin, Integrated Circuit Fabrication: Science and Technology, 2023" as the reference, study the replacement gate process, and write down the sequence of process steps starting after the S/D contact formation, required for the realization of the transistor. Only process steps before the backend of line should be mentioned. Note that in a replacement gate process, a silicide is typically not grown on the poly-Si dummy gate. Instead, the poly-Si is capped to prevent silicidation.

2024 Monsoon
EE669: CMOS Process Flow: Anil Kottantharayil 14

14



## Metal Interconnects (backend of line process)


**Interlayer dielectric (SiO<sub>2</sub>)**  
**PECVD**  
**Planarized by CMP**

**Lithography**  
**Anisotropic RIE**


  

**Barrier layer deposition**  
**(TiN, WN) sputtering or ALD**  
**W deposition by sputtering or ALD**




2024 Monsoon
EE669: CMOS Process Flow: Anil Kottantharayil 15

15




## Metal Interconnects (2)

**W CMP**



W deposited by ALD



Luoh et al., Advanced tungsten plug process for beyond nanometer technology, Microelectronic Engineering, vol. 85, No. 8, 2008, pp. 1739-1747.

2024 Monsoon
EE669: CMOS Process Flow: Anil Kottantharayil 16

16