Design of a Controller Algorithm For Cascaded H- Bridge Multilevel Inverter System for Reduced THD and improved performance

(ii) Mrs.G. Shashikala.,ME, (i) Nagashree.S

Department of Electrical and electronics Engineering,
affiliated to Anna University,

Abstract─ **Multi-level inverter have huge advantages than the conventional inverter. This paper proposes 17 level cascaded multi-level inverter with minimum number of semiconductor switches and DC sources. A new controller is designed to trigger the switches of semiconductor devices to obtained the required output. To control the switching sequence of the metal oxide semiconductor field effect transistor (MOSFET) an embedded code is developed. 3- level, 5 -level ,17 -level and 27 -level cascaded H Bridge multi-level inverters are modelled on MATLAB/SIMULINK and Total Harmonic distortion(THD) of each level are compared to show the improved performance.**

Keywords ─ H-bridge, multilevel inverter, symmetrical DC-sources, asymmetrical H bridge topology.

I. INTRODUCTION

Multi-level inverter has various applications in the area of power industry due to its ability to reach higher voltage with producing lower harmonic content. The concept of multilevel inverter came into existence because of the demand for medium voltage and high power in many applications. There are different topologies in multi-level inverter namely Diode clamp, flying capacitor and cascaded H bridge multi-level inverter compared to all the above choosing cascaded multi-level inverter is better because of its arrangement containing less number of semiconductor switches and also less harmonic distortion in the output.

The major disadvantage of cascaded H bridge multi-level inverter (CHBMLI) is it requires a separate DC source for an individual H bridge cell which in turn increases the number of semiconductor switches that leads to complexity in the circuit, higher cost and increase in size. To overcome this issue asymmetric arrangement of CHBMLI is used. If DC source in the H bridge cell is of same magnitude, then the arrangement is called symmetrical CHBMLI. If each DC source magnitude is different in each H bridge cell it is called Asymmetric CHBMLI and this arrangement helps to increase the number of steps in the output voltage without adding more semiconductor devices.

A new control algorithm is used in multilevel inverter for controlling the gating signals for various switching topologies employing embedded coding. According to the control algorithm CHBMLI for 3- level, 5-level ,17-level and 27- level is modelled in the MATLAB/SIMULINK.

Total harmonic distortion in output current of various simulated multilevel inverter system were compared in this paper under RL load.

II. SYSTEM CONFIGURATION AND OPERATING PRINCIPLE

M-level multilevel inverter using H bridge topology consists of (M - 1)/2 number of single phase H-bridge cells, each having individual DC source. Total amplitude of voltage in the output is equal to the sum of synthesized voltage of each H bridge cell individually. Each H bridge cell produces three output voltages +V_{dc}, 0, and -V_{dc}. It can synthesize output voltage waveform that approaches sinusoidal shape. Fig. 1 shows the schematic diagram of three-level cascaded H bridge multi-level inverter. It consists of single H bridge cell that has four power switching devices (s_1, s_2, s_3 and s_4) and a single DC-source.


Fig. 1 Schematic diagram of single phase 3-level inverter

For the output-voltage $v_0 = +V_{dc}$ switches s_1 and s_4 should be turned ON. Either switch (s_1, s_2) or (s_3, s_4) should be turned ON for output-voltage $v_0 = 0$. For output-voltage $v_0 = -V_{dc}$ s_2 and s_3 should be turned ON. The output-voltage generated consists of three-levels. Table I shows the switching of devices for 3-level inverter.

TABLE I
SWITCHING SEQUENCE FOR THREE-LEVEL INVERTER

Output Voltage level	Switches to be turned ON
+V_{dc}	s_1, s_4
0	s_1, s_2 or s_3, s_4
−V_{dc}	s_2, s_3

The schematic diagram of single phase 5-level cascaded H bridge multilevel inverter is shown in Fig. 2. It consists of 2 H bridge cell that has 8 switching devices (s_1, s_2, s_3, s_4, s_5, s_6, s_7, and s_8) and two DC-sources of equal magnitude. This inverter system generates five levels in the output voltage ($+2V_{dc}$, $+V_{dc}$, 0, $-V_{dc}$, $-2V_{dc}$,). Switching states to produce the five steps in the output voltage is explained in Table II. These states are fed to the gate terminal of the switching devices.


Fig. 2 Schematic diagram of single phase 5-level inverter

TABLE II
SWITCHING SEQUENCE FOR FIVE-LEVEL INVERTER

Output Voltage	Switches to be turned ON
$+2V_{dc}$	s_1, s_4, s_5, s_8
$+V_{dc}$	(s_1, s_4, s_5, s_6) OR (s_1, s_2, s_5, s_8)
0	(s_1, s_2, s_5, s_6) OR (s_1, s_2, s_7, s_8)
$-V_{dc}$	(s_2, s_3, s_5, s_6) OR (s_1, s_2, s_6, s_7)
$-2V_{dc}$	s_2, s_3, s_6, s_7

Similarly, on increasing the number of H bridge cells in the inverter system number of steps in the output AC voltage can be increased. According to this topology higher level such as seventeen-level uses eight H-bridge cell, i.e., it requires large number of DC sources and power devices. To reduce the components used in higher levels cascaded H-bridge topology can be modified. DC-source of each H-bridge cells should be of different magnitude. This modified topology reduces the part counts on increasing the steps in the output AC voltage. Fig. 3 shows the asymmetric arrangement of DC- sources producing seventeen-level in the output-voltage. It consists of 12 switching devices (S_1 to S_{12}) and 3 DC-sources of different magnitude (V_{dc}, $3V_{dc}$, and $9V_{dc}$) which is much lesser than symmetrical arrangement of seventeen-level inverter system. Switching sequences is explained in Table III.
According to the switching states seventeen-level can be obtained in output voltage.

Fig. 3 Schematic diagram of single phase 17-level inverter

TABLE III
SWITCHING SEQUENCE FOR SEVENTEEN-LEVEL INVERTER

Output voltage levels	Switches to be turned ON
$+8V_{dc}$	S_2, S_3, S_5, S_6, S_9, S_{12}
$+7V_{dc}$	S_1, S_4, S_6, S_7, S_9, S_{12}
$+6V_{dc}$	S_1, S_2, S_6, S_7, S_9, S_{12}
$+5V_{dc}$	S_2, S_3, S_6, S_7, S_9, S_{12}
$+4V_{dc}$	S_1, S_4, S_5, S_8, S_9, S_{10}
$+3V_{dc}$	S_1, S_2, S_5, S_8, S_9, S_{10}
$+2V_{dc}$	S_2, S_3, S_5, S_8, S_9, S_{10}
$+V_{dc}$	S_1, S_4, S_5, S_6, S_9, S_{10}
0	S_1, S_2, S_5, S_6, S_9, S_{10}
$-V_{dc}$	S_2, S_3, S_5, S_6, S_9, S_{10}
$-2V_{dc}$	S_1, S_4, S_6, S_7, S_9, S_{10}
$-3V_{dc}$	S_1, S_2, S_6, S_7, S_9, S_{10}
$-4V_{dc}$	S_2, S_3, S_6, S_7, S_9, S_{10}
$-5V_{dc}$	S_1, S_4, S_5, S_8, S_{10}, S_{11}
$-6V_{dc}$	S_1, S_2, S_5, S_8, S_{10}, S_{11}
$-7V_{dc}$	S_2, S_3, S_5, S_8, S_{10}, S_{11}
$-8V_{dc}$	S_1, S_4, S_5, S_6, S_{10}, S_{11}

III. CONTROL ALGORITHM FOR MULTILEVEL INVERTER

This section presents the proposed scheme for controlling the gating signals fed to gate terminals of the power semiconductor devices used in multilevel inverter to get the desired output voltage. The block diagram of the proposed scheme is shown in Fig. 4. This block diagram includes a gating signal generator which is the main controlling unit. Pulses fed to different switches are generated through this unit using an embedded code. Multilevel inverter generates the desired output in response to the gating signal received. This unit consists any of the multilevel inverter structure mentioned above. And the output waveforms can be seen through any of the displaying unit. These embedded code can directly loaded to any microcontroller or DSP controller for real time implementation.


Fig. 4 Block diagram of the proposed scheme

A simple coding has been done to produce 3-level, 5-level and 17-level inverter with the help of an embedded function

on MATLAB. Fig. 5 shows the flow chart describing the coding sequence for the three-level cascaded H bridge multilevel inverter.


Fig. 5 Flow chart for generating the gating signals for three-level multilevel inverter

Embedded coding has been done on the basis of the switching sequence explained in section II for different levels in the output voltage. At starting different variables (switches and sample number) are initialized. Total number of samples in one period is 400. So, for 3-level inverter there will be 4 intervals. Each interval will have 100 samples. For five-level there are 8 intervals and each will have 50 samples. For seventeen-level there are 32 intervals and each interval will have 12.5 samples in each interval. According to these intervals switching states are generated. Now, the first condition is checked if sample is greater than or equal to 400. If the condition is not found true than it will check second condition if it is found true then switches s_1

and s_4 have to be turned ON and the sample number is incremented generating the output pulses, else it will check the third condition. In this way when all the conditions are checked and the sample number reaches 400, then first condition will hold true that will make the sample number again to 1 and the process is repeated for the next cycle. To implement 5-level and 17-level cascaded H bridge multilevel inverter coding can be done in the similar manner as explained for the three-level inverter.

IV. RESULTS AND DISCUSSION

The MATALB/Simulink models of different multilevel inverter system using the proposed embedded controller are presented in this section and their results are also discussed in this section. Fig. 6(a) shows MATLAB model of single-phase three-level cascaded H-bridge multilevel inverter. DC-source voltage is equal to 250 V for three-level inverter and it is simulated under RL load. Embedded MATLAB function block is used to write the coding for generating the gate pulses.


Fig. 6 (a) Single phase 3-level cascaded H bridge multilevel inverter

For 3-level inverter there will be 4 output gate signals from this block. Fig. 6(b) shows MATLAB model of single phase five-level cascaded H bridge multilevel inverter. Each DC source voltage is equal to 115 V for 5-level inverter and it is simulated under RL load. There are 8 output gate signals from embedded function block for 5-level inverter system. Fig. 6(c) shows MATLAB model of single phase 17-level cascaded H bridge multilevel inverter. DC-source voltage for each level is equal to 28.75 V for seventeen-level inverter and it is simulated under RL- load. For seventeen-level there are 12 output gate signals from embedded function block. the output-voltage waveform of developed 3-level inverter system is shown Fig. 7(a), whereas Fig. 7(b) and 7(c) demonstrate the output-voltage waveforms of 5-level and 17-level inverter system respectively.

Fig. 6 (b) Single phase 5-level cascaded H bridge multilevel inverter

Fig. 6 (c) Single phase 17-level cascaded H bridge multilevel inverter

It can be seen from Figs. 7(a) to 7(c) that the waveform of the AC output-voltage for the developed inverter system is improved significantly from 3-level to 17-level. The waveform becomes more sinusoidal as we increase the steps in the output voltage. Fig. 7(d) shows the THD in output-voltage of the 3-level cascaded H bridge multilevel inverter system is 46.41%. The THD in output voltage further reduces to 27.36% when the level in the output voltage reaches 5. Fig. 7(e) shows the harmonic spectrum of output-voltage of 5-level cascaded H bridge multilevel inverter system and the harmonic spectrum of output-voltage of 17-level inverter system that indicate 13.18% THD in output-voltage is shown in Fig. 7(f). It shows that on increasing the levels in the output-voltage decreases the THD in the output-voltage which improves the power quality. The fundamental voltages of three, 5 and 17-level are found to

be 225.9 V, 233.4 V and 227.2 V respectively which is near to ideal AC voltage 230 V.

Fig. 7(g) shows the output-current waveform of cascaded H bridge 3-level inverter system, whereas Fig. 7(h) and 7(i) shows the output-current waveforms of 5-level and 17-level inverter system respectively. It can be seen from Figs. 7(g) to 7(i) that the current waveform of the developed inverter system becomes more sinusoidal from 3-level to 17-level as the level in the output-voltage is increased. Fig. 7(j) shows the THD in output-current of the 3-level cascaded H bridge multilevel inverter system is 22.71%. The THD in output-current further reduces to 10.52% and 7.30% when the level in the output voltage is increased to five and seventeen steps respectively as shown in Fig. 7(k) and Fig. 7(l). The fundamental current is almost equal to 40 A.

4

Fig. 7(a) Output voltage waveform of single-phase three-level cascaded H-bridge multilevel inverter

Fig. 7(b) Output voltage waveform of single-phase five-level cascaded H-bridge multilevel inverter

Fig. 7(c) Output voltage waveform of single-phase seventeen-level cascaded H-bridge multilevel inverter

Fig. 7(d) Harmonic spectrum of THD of output-voltage of 3-level inverter

Fig. 7(e) Harmonic spectrum of THD of output-voltage of 5-level inverter

Fig. 7(f) Harmonic spectrum of THD of output-voltage of 17-level inverter

Fig. 7(g) Output-current waveform of single phase 3-level cascaded H bridge multilevel inverter

Fig. 7(h) Output- current waveform of single phase 5-level cascaded H bridge multilevel inverter

Fig. 7(i) Output-current waveform of single phase 17-level cascaded H bridge multilevel inverter

Fig. 7(j) Harmonic spectrum of THD of output-current of 3-level inverter

Fig. 7(k) Harmonic spectrum of THD of output-current of 5-level inverter

Fig. 7(l) Harmonic spectrum of THD of output-current of 17-level inverter

V. CONCLUSIONS

The comparison of simulation results of different levels of CHBMLI obtained on MATLAB/SIMULINK platform and the hardware implementation shows that maximizing the levels makes the output waveform more sinusoidal. It is concluded that the proposed controller helps to minimize the total semiconductor devices which reduces cost and complexity of the circuit. From the graphs we can conclude that Total Harmonic Distortion decreases with the increase in the levels. Finally we can conclude that the execution of the designed controller increases the overall performance.

REFERENCES

[1]. Espinoza. J.R., "Inverters," Power Electr. Handlook, MH Rasid (Ed.), pp. 225-269, 2001.
[2]. Abbott. D., "Keeping the Energy Debate clean: How do we Supply the world's Energy Needs?" *Proc. Of the IEEE*, vol. 98, no. 1, pp. 42-66, 2010.
[3]. Yamanaka. K., Hava. A.M., Kirino, H., Tanaka, Y.,Koga, N., and Kume, T.: 'A Novel Neutral Point Potential Stabilization Technique Using the Information Of Output Current Polarities And Voltage Vector," *IEEE IAS Annual Meeting, Chicago, USA*, pp. 851-858, 2001.
[4]. R.W. Menzies, P. Steimer, J.K. Steinke, "Five-Level GTO Inverters for Large Induction Motor Drives," *IEEE Transactions on I.A.,* vol. 30, no. 4, , pp. 938-944, 1994.
[5]. F. Z. Peng and J. S. Lai, "A Static VAR Generator Using a Staircase Waveform Multilevel Voltage-Source Converter," in *Proc. PCIM/Power Quality*, pp. *58-66, 1994*.
[6]. F. Z. Peng and J. **S.** Lai, "A Multilevel Voltage-Source Inverter with Separate DC Sources," in *Conf Rec. IEEE/IAS Annu. Meeting*, pp. 2541-2548, 1995.
[7]. F. Z. Peng, J. S. Lai, J. W. McKeever, and J. VanCOevering, "A Multilevel Voltage-Source Converter System with Balanced DC Voltages," in *Conf Rec. IEEE Power Electron. Specialists Conf,*, pp. 1144-1 150, 1995.
[8]. Tolbert, L.M., Peng, F.Z.: 'Multilevel converters for large electric drives'. *Proc. IEEE APEC'98*, 1198, vol. 2, pp. 530–536.
[9]. Bernert, S.: 'Recent developments of high power converters for industry and traction application', *IEEE Trans. Power Electron*, vol. 32, pp. 1102–1117, 2000.

[10]. L. G. Freanquelo, J. Rodriguez , J.I. Leon, S. Kouro, R. Portillo and M. A. M. Prats, "The Age of Multilevel Converters arrives," *IEEE Ind. Electron. Mag.*, vol. 2, no. 2, pp. 28-39, 2008.

[11]. U. K. Kalla, B. Singh and S. S. Murthy, "Enhanced Power Generation From Two-Winding Single-Phase SEIG Using LMDT-Based Decoupled Voltage and Frequency Control," in *IEEE Transactions on Industrial Electronics*, vol. 62, no. 11, pp. 6934-6943, Nov. 2015.

[12]. U. K. Kalla, B. Singh and S. S. Murthy, "Normalised adaptive linear element-based control of single-phase self excited induction generator feeding fluctuating loads," in *IET Power Electronics*, vol. 7, no. 8, pp. 2151-2160, August 2014.

[13]. S. Gao, G. Bhuvaneswari, S. S. Murthy and U. Kalla, "Efficient voltage regulation scheme for three-phase self-excited induction generator feeding single-phase load in remote locations," in *IET Renewable Power Generation*, vol. 8, no. 2, pp. 100-108, March 2014.

[14]. U. K. Kalla, B. Singh and K. Katara, "Power quality improved single-input dual-output boost converter with reduced components," *2016 IEEE 6th International Conference on Power Systems (ICPS)*, New Delhi, 2016, pp. 1-6.

[15]. U. K. Kalla, B. Singh and S. S. Murthy, "Adaptive noise suppression filter based integrated voltage and frequency controller for two-winding single-phase self-excited induction generator," in *IET Renewable Power Generation*, vol. 8, no. 8, pp. 827-837, 11 2014.

[16]. U. K. Kalla, B. Singh, S. S. Murthy, K. Kant and R. R. Chilipi, "Adaptive harmonic cancellation scheme for voltage and frequency control of a single-phase two-winding SEIG," *2015 IEEE Industry Applications Society Annual Meeting*, Addison, TX, 2015, pp. 1-7.

[17]. S. S. Murthy, B. Singh and U. K. Kalla, "Physical phenomenons in two winding single phase Self Excited Induction Generators," *2012 IEEE International Conference on Power Electronics, Drives and Energy Systems (PEDES)*, Bengaluru, 2012, pp. 1-6.

[18]. U. K. Kalla, K. Sharma, B. Singh and R. Suthar, "An experimental study of power quality issues in ceramic insulator industry," *2016 IEEE 6th International Conference on Power Systems (ICPS)*, New Delhi, 2016, pp. 1-6.

[19]. S. S. Murthy, U. K. Kalla and G. Bhuvaneswari, "A Novel Electronic Controller Implementation for Voltage Regulation of Single Phase Self-Excited Induction Generator," *2010 IEEE Industry Applications Society Annual Meeting*, Houston, TX, 2010, pp. 1-8.

[20]. U. K. Kalla, B. Singh and S. S. Murthy, "Modified Electronic Load Controller for Constant Frequency Operation With Voltage Regulation of Small Hydro-Driven Single-Phase SEIG," in *IEEE Transactions on Industry Applications*, vol. 52, no. 4, pp. 2789-2800, July-Aug. 2016.

[21]. U. K. Kalla, B. Singh and S. S. Murthy, "Modified electronic load controller for constant frequency operation with voltage regulation of small hydro driven single-phase SEIG," *2015 IEEE Industry Applications Society Annual Meeting*, Addison, TX, 2015, pp. 1-8.

[22]. U. K. Kalla, R. Suthar, B. Singh, K. Sharma and J. Singhal, "Generalized electronic controller for multi-pulse battery charging systems," *2016 IEEE 6th International Conference on Power Systems (ICPS)*, New Delhi, 2016, pp. 1-6.

[23]. Ujjwal Kumar Kalla, Bhim Singh, and Shikaripur Sreenivasa Murthy, "Implementation of Voltage Controller of Single-phase Self-excited Induction Generator," *Electric Power Components and Systems,* vol. 44 , Iss. 11, 2016.