

Initials: RATHANON SINGH GANGHI

1. Caching Benefits [20 points]

(a) What is the benefit of caching?

- Speeds up loading
- Downloads page faster
- reduces data retrieval time
- Uses less resources

For the following questions, assume that there are three level of caches. The L1 cache has 1 cycle access latency, L2 cache has 5 cycles access latency, L2 cache has 10 cycles access latency and the main memory has 50 cycles access latency.

Assume that the program you are running has 80% L1 cache hit rate, 80% L2 cache hit rate, and 80% L3 cache hit rate.

(b) How many cycles is required to process 1000 memory requests? (**Hint:** Please remember that accessing a higher lever cache require the processor to know that an access to an earlier level is a cache hit or a cache miss)

1000 requests → L1 = 1000 cycles

80% hit rate = 800 hits

200 requests → L2 = 200×5 cycles = 1000 cycles

80% hit rate = 160 hits

40 requests → L3 = 40×10 cycles = 400 cycles

80% hit rate = 32 hits

8 requests → DRAM = 8×50 cycles = 400

$$1000 + 1000 + 400 + 400 \\ = 2800 //$$

Initials: RATHANON SINGH GANDHI

- (c) Is it possible for a program to have a 100% cache hit rate assuming that this is the first time the program is ever launched and there is no prefetching?

No

Why? Explain your answer.

Its first time , so all requests are new therefore making it a miss.

- (d) What is the purpose of a tag store?

Tag store stores all the tags associated with the memory address . Its purpose is to tell us whether the data being searched is in the cache or not

Initials: RATHANON SINGH GANGHI

2. Caching Basic [20 points]

- (a) Assume a 32-bit byte-addressable process with a single level of cache. The cache is a 16-way set associative cache with 16 cache sets. Each cache block is 32 bytes. What is the total cache size?

$$16 \times 16 = 256$$

$$256 \times 32 = 8192$$

$$\frac{8192}{1024} = 8 \text{ KB}$$

- (b) Please feel free to explain your answer for all the questions below.

Given the 32-bit address and the same assumption, what is the **set ID** (set ID starts from 0) for each of the following addresses (in hexadecimal number)?

0xABADBEEF

$$\begin{array}{l} \text{offset} \\ \log_2(32) = 5 \text{ bits} \end{array} \quad \begin{array}{l} \text{set ID} \\ \log_2(16) = 4 \end{array} \quad \begin{array}{cc} D & B \\ 1101 & 1011 \\ \text{set ID} = 0xD \end{array}$$

0xBEEEEEEF

$$\begin{array}{cc} E & E \\ 1110 & 1110 \\ \text{set ID} = 0x7 \end{array}$$

- (c) What are the value of the **tag bits** for the following addresses (in hexadecimal number)?

0xFFFF0000

0x5678EFEF