
Equal acceptance does not imply equal cost
A
B
C
D
Mean complete CPU seconds per stage
0
2
4
6
8
Forward
Inverse
Design
Twelve paired engineering chains
A
B
C
D
Complete CPU seconds per chain
5
10
15
20
25
30
35
40
2
4
6
8
10
12
Frozen chain (in increasing size strata)