

Name - Monu

Entry No. - 2020CS50432

Notebook

Date: / /

Page

Conditional checking  $\rightarrow$  Cond-check.

He had used different components for making ~~an~~ Multicycle Processor.

Finite state machine have 9 states which outputs the different control signals as shown below:

depending  
on PC  
goto  
S3/S4/S5


according  
ld/stor.

Notebook

Date: / /

Page: /


state	S1	S2	S3	S4	S5	S6	S7	S8	S9
out									
IW	1	0	0	0	0	0	0	0	0
AW	0	1	0	0	0	0	0	0	0
BW	0	1	0	0	0	0	0	0	0
DW	0	0	0	0	0	0	0	1	0
ReW	0	0	1	1	1	0	0	0	0
PW	1	0	0	0	0	0	0	0	0
IorD	0	X	X	X	X	0	0	1	X
MW	0	0	0	0	0	0	1	0	0
RW	0	0	0	0	0	1	0	0	1
RSrc	0	0	X						
MZR	X	X	X	X	X	0	X	X	1
ASrc1	0	X	1	1	0	X	X	X	X
ASrc2	1	X	0	2	3	X	X	X	X
oop	add	X	op	op					
fset	0	0	1	0	0	0	0	0	0




FSM  
DIAGRAM

Here  $S_1 - S_9$  are states, and outputs are also shown in figure above.







All different components are combined in  
file controller.vhd.