
NAME = MONIU ENTRY No. = 2020CS50432 Assignment = 2 Subtask = 6.




files and folders in Submission

Multicyle Processor folder contain Design. vnd and test bench. v hd with glue and logics implemented for PM connect.

PM(onnect.vhd -> Design file for PMCo PM(onnect_tb.vhd -> testbench for PMCon Mem.vhd -> New Memory file.

There is change in Memory, now we have to change 1-bit Memory write enable signal to 4-bit signal. So that we can write in Memory in different forms.



EPWave		
From: 0ps	το : 30,000ρs	
Get Signals Radix	Get Signals Radix ▼ Q Q 100% 🔥 🕩 🤟 💎 🕆	
	0	,000, , , , , , , , , , , , , , , , , ,
Adr1_0[1:0]		
Instruction[31:0]	11010110101010101010101010101	111101111011101010101000101011
MM[3:0]	1111	
Win[31:0]	110101010001010101010101010101	10101011
Mout [31:0]	11000	(1)
Rin[31:0]		11
Rout [31:0]	110101010001001010101010101	

Note. To revert to EPWave opening in a new browser window, set that option on your user page.