

An Energy Efficient Time-Domain Temperature Sensor for Low-Power On-Chip Thermal Management

Young-Jae An, Kyungho Ryu, Dong-Hoon Jung, Seung-Han Woo,
and Seong-Ook Jung, *Senior Member, IEEE*

Abstract—Because temperature variations significantly affect the performance and reliability of highly integrated chips, the thermal management of such chips is an important issue. In this paper, a time-domain process variation calibrated temperature sensor is proposed for on-chip thermal management. For a suitable on-chip implementation, the digitally converted temperature-dependent time signal is used to reduce the area and power consumption of the chip. The proposed temperature sensor is fabricated using a 0.13- μm CMOS technology and has an active area of 0.031 mm². Measurement results show an energy consumption of 0.67 nJ/conversion at a 430 kHz conversion rate, with 1.2 V supply voltage. Using one-point calibration, the sensing error is found to range from -0.63 °C to 1.04 °C over a temperature range of 20 °C to 120 °C.

Index Terms—Temperature sensor, one-point calibration, process variation, thermal management, low power.

I. INTRODUCTION

PERFORMANCE of state-of-the-arts microprocessor is substantially enhanced along with recent CMOS process technology scaling. However, it causes the higher temperature due to the larger scale integration than that in the previous CMOS process technology [1]–[3]. The high temperature environment causes the degradation in the efficiency of the power management due to the increased leakage current [4]. Besides, the life time of the product is closely related to its temperature level [5]. Therefore, the thermal management is essential for high performance microprocessors. If the chip temperature is measured at the surface of chip package, it is less accurate than on-chip measurement because of self-heating [6]. Thus, numerous commercial products adopt the on-chip temperature sensor for the effective thermal managements [7], [8]. The variation of the thermal gradient of the recent microprocessors is increasing due to their high integration [9] and thus numerous temperature sensors are implemented in a chip to find

the hot-spots of a chip [10]–[12]. Thus, the energy efficiency of the on-chip temperature sensor is very important. The high energy efficiency of the temperature sensor can be achieved by 1) reducing the energy consumption per a single temperature sensing operation and 2) increasing the duration of the idle-state of the temperature sensor. These two requirements can be fulfilled by a high conversion rate. Because the sensing operation can be completed quickly with a high conversion rate, the energy consumption per a single temperature sensing can be reduced and the temperature sensor can secure more idle-state. Thus high conversion rate is required for the temperature sensors used in the microprocessors. In addition to the high conversion rate, the on-chip temperature sensor should have a compact size because numerous temperature sensors are used to find the hot-spots of microprocessors.

Previous temperature sensors can be categorized into two types: voltage- and time-domain temperature sensors. The voltage-domain temperature sensor converts the measured temperature into the BJT's base-emitter voltage or MOSFET's gate-source voltage, and then the voltage is converted into the digital code by an analog-to-digital converter (ADC) [13]–[17]. Recent voltage-domain temperature sensors achieve the higher sensing accuracy than ± 0.25 °C with the higher resolution than 0.025 °C. The conversion rate of 10 Hz and the chip size of larger than 0.26 mm² were achieved [15]–[17]. However, the conversion rate of a few tens of Hz and the large chip area are not suitable for the on-chip thermal management in the high performance microprocessor. On the other hand, the time-domain temperature sensor converts the measured temperature into a delay which is proportional to temperature. The delay is converted into the digital code by a time-to-digital converter. The size of time-domain temperature sensor was reduced as low as 0.0324 mm² with 0.18- μm CMOS process and its conversion rate was improved to 1 kHz [18]. The time-domain temperature sensor using FPGA improves the conversion rate to 3 kHz [19]. Thus, the time-domain temperature sensor is more suitable for the on-chip thermal management in terms of the chip area and the conversion rate than voltage-domain temperature sensor. However, because the delay is not only affected by the temperature, but also the process variation, the previous time-domain temperature sensors perform the two-point calibration to calibrate the process variation [19], [20]. Since two-point calibration requires measurement results at two known temperature, it causes large production

Manuscript received May 26, 2013; revised August 11, 2013; accepted August 26, 2013. Date of publication September 6, 2013; date of current version October 30, 2013. This work was supported by SK Hynix, Inc. The chip fabrication was supported by the IC Design Education Center. The associate editor coordinating the review of this paper and approving it for publication was Prof. Octavian Postolache.

Y.-J. An, K. Ryu, D.-H. Jung, and S.-O. Jung are with the School of Electrical and Electronic Engineering, Yonsei University, Seoul 120-749, Korea (e-mail: coreago@yonsei.ac.kr; kryu@yonsei.ac.kr; dtsoon@yonsei.ac.kr; sjung@yonsei.ac.kr).

S.-H. Woo was with the School of Electrical and Electronic Engineering, Yonsei University, Seoul 120-749, Korea. He is now with the Samsung Electronics Co., Ltd., Gyeonggi-Do 446-711, Korea (e-mail: shwoo@yonsei.ac.kr).

Digital Object Identifier 10.1109/JSEN.2013.2280647




Fig. 1. Conceptual block diagram and waveform of the conventional time-domain sensor.

cost. To solve this problem, the temperature sensor adopting one-point calibration was suggested. It requires measurement result at only one known temperature point but it shows compatible measurement accuracy with temperature sensors with two-point calibration. Because of its simpler operation, it can save high-volume production cost by saving calibration time [21]. Thus, the recent time-domain temperature sensor adopts a one-point calibration [21]–[24].

In this paper, we propose a 0.67 nJ/conversion, 430 kHz process variation calibration time-domain temperature sensor for low power on-chip thermal management. For suitable low power on-chip composition with process variation calibration, the proposed temperature sensor uses the digital code difference between the measured code and externally applied code instead of the reference generator [21], [23] and the one-point calibration is adopted. This paper is organized as follows. Section II describes operation principle. Section III presents design implementations with operation details. Section IV shows the measurement results of the proposed temperature sensor and compares the results with those of previous time-domain temperature sensors. Finally, Section V concludes this paper.

II. PRINCIPLES OF OPERATION

The conceptual block diagram and operation of the conventional time-domain temperature sensor are shown in Fig. 1. The basic principle of the conventional time-domain temperature sensor is as follows. First, the external clock (CLK_{EXT}) is applied to the delay line and the delayed clock (CLK_{delay}) is generated. The delay line commonly consists of the set of CMOS gates. In this case, the delay between CLK_{EXT} and CLK_{delay} is dependent on the temperature variation [25]. The time-domain temperature sensor measures the temperature by measuring the delay between the CLK_{EXT} and the CLK_{delay} .

The proposed temperature sensor, shown in the Fig. 2, is the improved version of the conventional temperature sensor in Fig. 1. The proposed temperature sensor consists of five types of components; a VRO, a counter, three registers (N-register, T-register, and R-register), a comparator, a binary-to-thermometer converter (BTC), and a down counter (DN-counter). The VRO consists of 2^n variable delay cells,




Fig. 2. Block diagram of proposed temperature sensor.

and the N-register, the DN-counter, and the BTC have n -bits to control the variable delay cells in the VRO. The T-register, the R-register, and counter are designed to have k -bits. The details about these building blocks will be described in the Section III.

In the proposed temperature sensor, a variable ring oscillator (VRO), which is composed of the set of CMOS gates, is used instead of the delay line in Fig. 1. The proposed temperature sensor measures the pulse width of the VRO's output (VRO_{out}). However, because the pulse width of the VRO_{out} ($PW_{VRO_{out}}$) is affected by not only the temperature variation but also the process variation, the latter should be compensated in order to sense the temperature accurately. Thus, the proposed temperature sensor senses the temperature during the sensing mode after compensating the effect of process variation using one-point calibration during the calibration mode. The following subsections describe the operation principles of the process variation compensation and temperature sensing of the proposed temperature sensor.

A. Calibration Mode

The delay of CMOS inverter can be simply represented by the temperature-only-dependent term and process-only-dependent term as below [21].

$$D_{inv} = T^{-\alpha} \cdot P_{inv} \quad (1)$$

where D_{inv} is the delay of CMOS inverter, T is the absolute temperature, α is a temperature coefficient that depends on the process technology, and P_{inv} is a process-only-dependent term in the delay of the inverter. In the same manner, the delay of the VRO, which is composed of the delay cells with equal NMOS and PMOS driving strengths, can be expressed by the temperature-only-dependent term and process-only-dependent. Thus, $PW_{VRO_{out}}$ is expressed as the following equation.

$$PW_{VRO_{out}} = N \cdot D_{cell} = N \cdot T^{-\alpha} \cdot P_{cell} \quad (2)$$

where N is the number of the activated delay cells in VRO, D_{cell} is the delay of a single delay cell, and the P_{cell} is the

process-only-dependent term in the delay of the delay cell. Since PW_{VRO_out} is affected by the process variation, as shown in (2), the calibration needs to be performed to cancel out the effect of process variation. In the calibration mode, N is adjusted according to P_{cell} such that PW_{VRO_out} has a specific value, T_{ref} , to cancel the effect of the process variation at the calibration temperature (T_C). Then, the adjusted PW_{VRO_out} at T_C (PW_{VRO_outC}) can be written as

$$PW_{VRO_outC} = N_C \cdot D_{cell_C} = N_C \cdot T_C^{-\alpha} \cdot P_{cell} = T_{ref} \quad (3)$$

where N_C is the number of activated delay cells in the VRO at T_C , and D_{cell_C} is the delay of a single delay cell at T_C .

B. Sensing Mode

After the calibration mode, the proposed system enters the sensing mode. If the temperature changes from T_C to a certain operation temperature (T_O), PW_{VRO_out} at T_O becomes different from PW_{VRO_outC} owing to the temperature-dependent term T in (2). In the sensing mode, the proposed temperature sensor readjusts N to match PW_{VRO_out} with T_{ref} . As a result, the adjusted PW_{VRO_out} at T_O (PW_{VRO_outO}) is expressed as the following equation.

$$PW_{VRO_outO} = N_O \cdot D_{cell_O} = N_O \cdot T_O^{-\alpha} \cdot P_{cell} = T_{ref} \quad (4)$$

where N_O is the number of activated delay cells in the VRO at T_O and D_{cell_O} is the delay of a single delay cell at T_O . By solving (3) and (4), T_O becomes

$$T_O = T_C \left(\frac{N_O}{N_C} \right)^{\alpha} \quad (5)$$

Since the process-dependent term P_{cell} is eliminated in (5), T_O can be obtained by the known parameters T_C , N_C , and N_O , which are independent of the process variation.

In summary, the proposed temperature sensor runs in the calibration mode in advance and finds the N_C ; the number of active delay cells in VRO when PW_{VRO_out} equals to the specific time, T_{ref} , at the known temperature T_C . In the sensing mode, the proposed temperature sensor finds the N_O ; the number of active delay cells in VRO when PW_{VRO_out} equals to the T_{ref} at the unknown temperature T_O . By using (5), the unknown operating temperature T_O can be obtained regardless of the process variation.

III. DESIGN IMPLEMENTATION WITH OPERATION DETAILS

For suitable low-power on-chip implementation, the proposed temperature sensor is designed to achieve low energy consumption per conversion with a high conversion rate, as well as to eliminate the effect of process variation on the sensing accuracy using one-point calibration. Previous temperature sensors include a large power- and area-consuming reference generator to produce a process- and temperature- independent reference clock [21], [23]. To meet our design objectives, the proposed temperature sensor uses a digital code instead of this reference clock and thus saves significant power and area. In addition, the digital code-based processing decreases the time

to determine how much the temperature varies. This allows the conversion rate to be improved to 430 kHz.

The number of bits of the N-register, DN-counter, and BTC, n , is determined by the maximum N_O , where N_O is the number of activated delay cells in VRO, and the number of bits for the T-register, R-register, and comparator, k , is determined by the $Ref_code[k-1:0]$, where $Ref_code[k-1:0]$ is the output of the R-register. The maximum N_O and $Ref_code[k-1:0]$ are determined by the trade-off between sensing accuracy and area overhead.

The unknown temperature, T_O , is calculated from the ratio of N_C and N_O as in (5). To increase the sensing accuracy, large values of N_C and N_O are preferred because the ratio of N_C and N_O can be calculated more precisely with large values of N_C and N_O . Thus, from (3) and (4), a large T_{ref} is required to achieve a high sensing accuracy. The T_{ref} is determined by the $Ref_code[k-1:0]$ and the period of the CLK_{CNT} ($T_{CLK_{CNT}}$). The counter and T-register count the number of cycles of CLK_{CNT} during PW_{VRO_out} ($Temp_code[k-1:0]$) and compare the counted number with $Ref_code[k-1:0]$. The control bit of the VRO ($Bin_code[n-1:0]$) is adjusted by the comparison results until $Temp_code[k-1:0]$ equals to $Ref_code[k-1:0]$. When $Temp_code[k-1:0]$ becomes equal to $Ref_code[k-1:0]$, PW_{VRO_out} becomes equal to the product of $T_{CLK_{CNT}}$ and $Ref_code[k-1:0]$. Thus the T_{ref} in (3) and (4) can be expressed as below.

$$T_{ref} = T_{CLK_{CNT}} \cdot Ref_code[k-1:0] \quad (6)$$

Thus, a large $Ref_code[k-1:0]$ is required to increase T_{ref} and the sensing accuracy. But the use of large $Ref_code[k-1:0]$ requires the large number of bits for the R-register, T-register, comparator, and counter, leading to area overhead. In addition, the increased T_{ref} by using large $Ref_code[k-1:0]$ also requires the large number of bits for the N-register, DN-counter, and BTC, leading to area overhead, too. By considering the trade-off between temperature sensing accuracy and area overhead, the $Ref_code[k-1:0]$ is determined to 10 1011 1001. Thus, 10 bits is used for the T-register, R-register, comparator, and counter. On the other hand, T_{ref} is obtained from (6) using the $Ref_code[k-1:0]$. Then, the maximum value of N_O can be calculated from the obtained T_{ref} , (4), and D_{cell_O} with T_O being the lowest temperature in the temperature sensing range; 0 °C in the proposed structure. The obtained maximum N_O is 8-bit binary number and thus 8 bits is used for the N-register, DN-counter, and BTC. Thus, n and k are determined to 8 and 10 respectively.

To implement variable delay cells in the VRO, a lattice delay unit is used [26], as shown in Fig. 3. The output node of the last NAND gate is tied to the input node of the first NAND gate, and thus, the NAND gate delay line operates as a ring oscillator during the high pulse width of the start signal. One delay cell is made up of four NAND gates, including one dummy NAND gate. The dummy NAND gate is used to maintain the fan-out of each NAND gate. For the n -bit N-register, the number of variable delay cells in a NAND gate delay line is 2^n , and delay cells are sequentially activated by a 2^n -bit thermometer code ($VRO_con[2^n-1:0]$). If $VRO_con[2^n-1:0]$ is all-low (all-high), all delay cells are




Fig. 3. The structure of the VRO.

deactivated (activated) and the shortest (longest) PW_{VRO_out} is generated. The width of $2\mu\text{m}$ and the length of $0.13\mu\text{m}$ are used for the PMOS and NMOS in the NAND gates used in VRO. As mentioned above, the large N_C and N_O is preferred to achieve a high sensing accuracy. In addition, from (3) and (4), smaller delay of the NAND gates enlarges N_C and N_O and thus can help to improve the sensing accuracy. However, the delay of the NAND gates cannot be reduced much by increasing the size of NAND gates. The delay of the NAND gates rather depends on the process technology. Therefore, the size of the NAND gates is determined as the maximally possible width within the cell-pitch. The additional finger is not used to increase the size of NAND gates because it does not improve the gate delay much but causes area overhead and large power consumption.

The ripple carry counter is used to convert PW_{VRO_out} into $Temp_code[k-1:0]$. The conversion is performed according to the counter clock (CLK_{CNT}), which is the external clock signal, when PW_{VRO_out} is high. $Temp_code[k-1:0]$ is stored in the T-register at the falling edge of PW_{VRO_out} . When the delayed PW_{VRO_out} becomes low, the counter resets all bits of $Temp_code[k-1:0]$ to zero in preparation for the next temperature sensing.

The T- and R-registers, which consist of k -bit D-flip-flops, store $Temp_code[k-1:0]$ and $Ref_code[k-1:0]$, respectively. The stored k -bits are transmitted to the comparator when the delayed PW_{VRO_out} toggles the T-register. The N-register consists of n -bit D-flip-flops and stores $Bin_code[n-1:0]$ in order to calculate the temperature.

The comparator compares $Temp_code[k-1:0]$ with $Ref_code[k-1:0]$. Because the comparator simply determines whether $Temp_code[k-1:0]$ and $Ref_code[k-1:0]$ are all of the same value, the comparison is performed as soon as the delayed PW_{VRO_out} arrives at the comparator. The comparison result ($Comp_out$) controls the BTC. If $Temp_code[k-1:0]$ is not the same as $Ref_code[k-1:0]$, the comparator generates a high-pulse $Comp_out$ to activate the BTC with the DN-counter. Otherwise, the comparator generates a low-pulse $Comp_out$ to deactivate the BTC with the DN-counter.

The BTC converts $Bin_code[n-1:0]$ of the binary code to $VRO_con[2^n-1:0]$ of the thermometer code to adjust the number of activated delay cells in the VRO [27]. For example, if $Bin_code[2:0]$ is "011," the BTC converts it to a $VRO_con[7:0]$ of "0000 0111." Initially, $Bin_code[n-1:0]$ is set




Fig. 4. Microphotography of the proposed temperature chip.

all-high at the DN counter. When $Comp_out$ is high, the DN counter decreases $Bin_code[n-1:0]$. After the DN counter stops decreasing when $Comp_out$ is low, $Bin_code[n-1:0]$ is stored in the N-register and the BTC converts it to $VRO_con[2^n-1:0]$.

IV. MEASUREMENT RESULTS AND COMPARISONS

The proposed temperature sensor was fabricated using the $0.13\text{-}\mu\text{m}$ CMOS process technology. The microphotography of the chip is shown in Fig. 4. The proposed temperature sensor occupies an active area of 0.031 mm^2 . All measurements were performed at 20 to $120\text{ }^\circ\text{C}$, with 1.2 V supply voltage. The temperature environment for the measurement was provided by a forced convection drying oven, JISICO J-300M.

The resolution was measured to be $0.595\text{ }^\circ\text{C/bit}$. Fig. 5 shows that the sensing error ranged from -0.63 to $+1.04\text{ }^\circ\text{C}$, with a second-order master curve fitting for curvature correction. The measured energy per conversion was $0.67\text{ nJ/conversion}$. The conversion rate of 430 kHz is closely related to the frequency of VRO_out .

The Time-domain based temperature sensors are weak for power supply variation because the delay of the delay cell is

TABLE I
PERFORMANCE COMPARISON OF RECENT TIME-DOMAIN TEMPERATURE SENSORS WITH ONE-POINT CALIBRATION

Paper	Temp. Range (°C)	Sensing Error (°C)	Conversion Rate (Hz)	Resolution (°C/bit)	Area (mm ²)	Technology (μm)	Energy (nJ/conversion)	Res. FoM* (nJ°C ²)	Acc. FoM* (nJ% ²)
[20]	0~100	-4.0~4.0	5k	0.78	0.12	0.13	240	146.02	15360
[21]	0~60	-5.1~3.4	10k	0.139	0.01	0.065	15	0.29	3010.42
[22]	-40~100	-2.7~2.9	366k	0.043	0.0066	0.065	1.09	0.002	17.44
[23]	0~100	-0.7~0.6	4.4k	0.133	FPGA	FPGA	175	3.10	295.75
This work	20~120	-0.63~1.04	430k	0.595	0.031	0.13	0.67	0.24	1.87

*Res.FoM and Acc. FoM is an abbreviation for 'Resolution Figure of Merit' and 'Accuracy Figure of Merit'

Res.FoM = Energy×(Resolution)², Acc.FoM = Energy×(Relative error)²

Relative error(%) = Maximum sensing error/Temp. Range




Fig. 5. Sensing error of seven chips.

largely affected by supply voltage variation [21]. The proposed temperature sensor also has the same problem. To check the supply sensitivity of the proposed temperature sensor, the ratio of N_C and N_O in (5) is simulated for various temperature and supply voltage. Because the acceptable supply voltage variation of the state-of-art microprocessor is ± 19 mV [28], [29], the supply sensitivity within $V_{DD} \pm 20$ mV is simulated. The supply sensitivity of the proposed structure based on the simulation result in Fig. 6 is 0.43 °C/mV. The supply sensitivity is quite large when compared to that of the voltage-domain temperature sensors [15]. But the sensing error due to the supply voltage variation can be suppressed by adopting voltage regulator to the supply voltage of VRO [21].

Table I compares the performance of the proposed temperature sensor with recently published temperature sensors that have adopted one-point calibration. The measurement results show that the proposed temperature sensor achieves a low sensing error, small area, low energy per conversion, and high-speed conversion rate as compared with previous sensors. In particular, it significantly reduces the sensing error, area, and energy consumption by eliminating the reference generator and the code matching procedure using the comparator and the counter. Furthermore, for proper comparison, the resolution




Fig. 6. Simulation result of the ratio of NO and NC with supply voltage variation from 1.18 V to 1.22 V after calibration operation.

FoM and the accuracy FoM in [30] are calculated. The proposed temperature sensor achieves a resolution FoM of 0.24 nJ°C² and an accuracy FoM of 1.87 nJ%². Because the proposed temperature sensor has a lower resolution of 0.595 °C/bit than the compared temperature sensors, the proposed structure does not have the best resolution FoM. Nevertheless the achieved resolution FoM of the proposed temperature sensor is close to that of the state-of-art temperature sensors [30] because of the largely enhanced energy efficiency. In addition, the best accuracy FoM is achieved by the virtue of the small sensing error and energy efficiency.

V. CONCLUSION

This paper proposed a time-domain temperature sensor for low-power on-chip thermal management. To achieve highly efficient energy consumption per conversion, the proposed temperature sensor uses the binary code difference between the measured code and an externally applied code, rather than a reference generator. The code matching procedure acts to cancel the effect of process variation, and the comparison operation provides a high conversion rate. In addition, to reduce the cost of mass production by reducing the calibration effort, our system utilizes one-point calibration. The proposed

temperature sensor was fabricated using the 0.13- μm CMOS technology and achieves the low sensing error of -0.63 to $+1.04$ $^{\circ}\text{C}$ using one-point calibration with second-order master curve fitting over the temperature range of 20 to 120 $^{\circ}\text{C}$. It has a small area of 0.031 mm^2 , a low energy consumption of 0.67 nJ/conversion, and a high conversion rate of 430 kHz. Therefore, the proposed temperature sensor represents an advance in on-chip thermal management.

REFERENCES

- [1] S. V. Kumar, C. H. Kim, and S. S. Sapatnekar, "Body bias voltage computations for process and temperature compensation," *IEEE Trans. Very Large Scale Integr. (VLSI) Syst.*, vol. 16, no. 3, pp. 249–262, Mar. 2008.
- [2] K. Kim and Y.-B. Kim, "A novel adaptive design methodology for minimum leakage power considering PVT variations on nanoscale VLSI systems," *IEEE Trans. Very Large Scale Integr. (VLSI) Syst.*, vol. 17, no. 4, pp. 517–528, Apr. 2009.
- [3] D. Fick, N. Liu, Z. Foo, M. Fojtik, J. Seo, D. Sylvester, and D. Blaauw, "In situ delay-slack monitor for high-performance processors using an all-digital self-calibrating 5ps resolution time-to-digital converter," in *IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers*, Feb. 2010, pp. 188–190.
- [4] J. C. Ku and Y. Ismail, "On the scaling of temperature-dependent effects," *IEEE Trans. Comput.-Aided Design Integr. Circuits Syst.*, vol. 26, no. 10, pp. 1882–1888, Oct. 2007.
- [5] L. Condra, D. Das, N. Pendse, and M. G. Pecht, "Junction temperature considerations in evaluating electronic parts for use outside manufacturers-specified temperature ranges," *IEEE Trans. Compon. Packag. Technol.*, vol. 24, no. 4, pp. 721–728, Dec. 2001.
- [6] K. Skadron, M. R. Stan, W. Huang, S. Velusamy, K. Sankaranarayanan, and D. Tarjan, "Temperature-aware microarchitecture," in *Proc. 30th Annu. ISCA*, Jun. 2003, pp. 2–13.
- [7] *Intel Core2 Duo Mobile Processor, Intel Core2 Solo Mobile Processor and Intel Core2 Extreme Mobile Processor on 45-nm Process*, Intel Corporation, Santa Clara, CA, USA, 2009, pp. 101–112.
- [8] *System Power Management Support in the IBM POWER6 Microprocessor*, IBM, New York, NY, USA, 2007, pp. 733–746.
- [9] J. Shor, K. Luria, and D. Zilberman, "Ratiometric BJT-based thermal sensor in 32 nm and 22 nm technologies," in *IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers*, Feb. 2012, pp. 210–212.
- [10] M. Ware, K. Rajamani, M. Floyd, B. Brock, J. C. Rubio, F. Rawson, and J. B. Carter, "Architecting for power management: The IBM POWER7 approach," in *Proc. IEEE 16th Int. Symp. HPCA*, Jan. 2010, pp. 1–11.
- [11] E. Rotem, A. Naveh, D. Rajwan, A. Ananthakrishnan, and E. Weissmann, "Power management architecture of the 2nd generation Intel core microarchitecture, formerly codenamed sandy bridge," in *Proc. HotChips*, Aug. 2011, pp. 24–26.
- [12] A. Bakker, "CMOS smart temperature sensors—An overview," in *Proc. IEEE Sensors*, vol. 2, Jun. 2002, pp. 1423–1427.
- [13] R. A. Bianchi, F. V. Dos Santos, J. M. Karam, B. Courtois, F. Pressecq, and S. Sifflet, "CMOS compatible temperature sensor based on the lateral bipolar transistor for very wide temperature range application," *Sens. Actuators A, Phys.*, vol. 71, nos. 1–2, pp. 3–9, Nov. 1998.
- [14] G. Wang and G. C. M. Meijer, "The temperature characteristics of bipolar transistors fabricated in CMOS technology," *Sens. Actuators A, Phys.*, vol. 87, nos. 1–2, pp. 81–89, Dec. 2000.
- [15] M. A. P. Pertijs, K. A. A. Makinwa, and J. H. Huijsing, "A CMOS smart temperature sensor with a 3σ inaccuracy of ± 0.1 $^{\circ}\text{C}$ from -55 $^{\circ}\text{C}$ to 125 $^{\circ}\text{C}$," *IEEE J. Solid-State Circuits*, vol. 40, no. 12, pp. 2805–2815, Dec. 2005.
- [16] A. L. Aita, M. A. P. Pertijs, K. A. A. Makinwa, and J. H. Huijsing, "A CMOS smart temperature sensor with a batch-calibrated inaccuracy of ± 0.25 $^{\circ}\text{C}$ (3σ) from -70 $^{\circ}\text{C}$ to 130 $^{\circ}\text{C}$," in *Proc. IEEE Int. Solid-State Circuits Conf.*, Feb. 2009, pp. 342–343.
- [17] K. Soury, M. Kashmiri, and K. A. A. Makinwa, "A CMOS temperature sensor with an energy-efficient zoom ADC and an inaccuracy of ± 0.25 $^{\circ}\text{C}$ (3σ) from -40 to 125 $^{\circ}\text{C}$," in *Proc. IEEE Int. Solid-State Circuits Conf.*, Feb. 2010, pp. 310–311.
- [18] M. K. Law and A. Bermak, "A 405-nW CMOS temperature sensor based on linear MOS operation," *IEEE Trans. Circuits Syst. II, Exp. Briefs*, vol. 56, no. 12, pp. 891–895, Dec. 2009.
- [19] P. Chen, M. C. Shie, Z. Y. Zheng, Z. F. Zheng, and C. Y. Chu, "A fully digital time-domain smart temperature sensor realized with 140 FPGA logic elements," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 54, no. 12, pp. 2661–2668, Dec. 2007.
- [20] P. Chen, C.-C. Chen, Y.-H. Peng, K.-M. Wang, and Y.-S. Wang, "A time-domain SAR smart temperature sensor with curvature compensation and a 3σ inaccuracy of -0.4 $^{\circ}\text{C}$ \sim $+0.6$ $^{\circ}\text{C}$ over a 0 $^{\circ}\text{C}$ to 90 $^{\circ}\text{C}$ range," *IEEE J. Solid-State Circuits*, vol. 45, no. 3, pp. 600–609, Mar. 2010.
- [21] D. Ha, K. Woo, S. Meninger, T. Xanthopoulos, E. Crain, and D. Ham, "Time-domain CMOS temperature sensors with dual delay-locked loops for microprocessor thermal monitoring," *IEEE Trans. Very Large Scale Integr. (VLSI) Syst.*, vol. 20, no. 9, pp. 1590–1601, Aug. 2011.
- [22] C.-C. Chung and C.-R. Yang, "An autocalibrated all-digital temperature sensor for on-chip thermal monitoring," *IEEE Trans. Circuits Syst. II, Exp. Briefs*, vol. 58, no. 2, pp. 105–109, Feb. 2011.
- [23] K. Kim, H. Lee, S. Jung, and C. Kim, "A 366 kS/s 400 μW 0.0013 mm^2 frequency-to-digital converter based CMOS temperature sensor utilizing multiphase clock," in *Proc. IEEE Custom Integr. Circuits Conf.*, Sep. 2009, pp. 203–206.
- [24] P. Chen, S.-C. Chen, Y.-S. Shen, and Y.-J. Peng, "All-digital time-domain smart temperature sensor with an inter-batch inaccuracy of -0.7 $^{\circ}\text{C}$ \sim $+0.6$ $^{\circ}\text{C}$ after one-point calibration," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 58, no. 5, pp. 913–920, May 2011.
- [25] L. Chang, K. Vo, and J. Berg, "A simplified model to predict the linear temperature coefficient of a CMOS inverter's delay time," *IEEE Trans. Electron Devices*, vol. 34, no. 8, pp. 1834–1837, Aug. 1987.
- [26] R. Yang and S. Liu, "A 40–550 MHz harmonic-free all-digital delay-locked loop using a variable SAR algorithm," *IEEE J. Solid-State Circuits*, vol. 39, no. 3, pp. 361–373, Feb. 2007.
- [27] H. C. Kang, K. H. Ryu, D. H. Lee, W. Lee, S. H. Kim, J. R. Choi, and S. O. Jung, "Process variation tolerant all-digital multiphase DLL for DDR3 interface," in *Proc. IEEE Custom Integr. Circuit Conf.*, Sep. 2010, pp. 1–4.
- [28] T. López and E. Alarcón, "Power MOSFET technology roadmap toward high power density voltage regulators for next-generation computer processors," *IEEE Trans. Power Electron.*, vol. 27, no. 4, pp. 2193–2203, Apr. 2012.
- [29] *Voltage Regulator-Down 11.1: Processor Power Delivery Design Guide*, Intel, Santa Clara, CA, USA, Sep. 2009.
- [30] K. Soury and K. A. A. Makinwa, "A 0.12 mm^2 7.4 μW micropower temperature sensor with an inaccuracy of ± 0.2 $^{\circ}\text{C}$ (3σ) from -30 $^{\circ}\text{C}$ to 125 $^{\circ}\text{C}$," *IEEE J. Solid-State Circuits*, vol. 46, no. 7, pp. 1693–1700, Jul. 2011.




Young-Jae An was born in Suwon, Korea, in 1985. He received the B.S. degree in electronic engineering and avionics from Korea Aerospace University, Gyeonggi-do, Korea, in 2011. He is currently pursuing the Ph.D degree in electrical and electronic engineering at Yonsei University, Seoul, Korea. His current research interests include the time-domain process and temperature variation sensor design.



Kyungho Ryu was born in Seoul, Korea, in 1985. He received the B.S. degree in electrical and electronic engineering from Yonsei University, Seoul, Korea, in 2008. He is currently pursuing the Ph.D degree in electrical and electronic engineering at Yonsei University. His current research interests include spintronics logic design, DLL based clock generator, time-domain process, and temperature sensor design.



Dong-Hoon Jung was born in Seoul, Korea, in 1986. He received the B.S. degree in electrical and electronic engineering from Yonsei University, Seoul, Korea, in 2010. He is currently pursuing the Ph.D degree in electrical and electronic engineering at Yonsei University. His research interests include DLL based clock generator, high speed memory interface circuit, and digital RF system design.



Seung-Han Woo was born in Seoul, Korea, in 1983. He received the B.S. and M.S. degrees in electrical and electronic engineering from Yonsei University, Seoul, Korea, in 2009 and 2011, respectively. Since 2011, he has been with the Samsung Electronics Co., Ltd, Gyeonggi-Do, Korea. His current research interests include analysis of offset voltage and sensing dead-zone of sense amplifier, process-voltage-temperature, variation sensing, and compensation circuit design.



Seong-Ook Jung (M'00–SM'03) received the B.S. and M.S. degrees in electronic engineering from Yonsei University, Seoul, Korea, in 1987 and 1989, respectively. He received the Ph.D. degree in electrical engineering from the University of Illinois at Urbana-Champaign, Urbana, IL, USA, in 2002.

He was with Samsung Electronics Co., Ltd., Hwasung, Korea, from 1989 to 1998, where he worked on the specialty memories, such as video RAM, graphic RAM, window RAM, and merged memory logic. From 2001 to 2003, he was with T-RAM Inc., Mountain View, CA, USA, where he was the leader of the thyristor based memory circuit design team. From 2003 to 2006, he was with Qualcomm Inc., San Diego, CA, USA, where he worked on high-performance low-power embedded memories, process variation tolerant circuit design, and low-power circuit techniques. Since 2006, he has been a Professor with Yonsei University. His current research interests include process variation tolerant circuit design, low-power circuit design, mixed-mode circuit design, and future generation memory and technology. Dr. Jung is currently a Board Member of the IEEE SSCS Seoul Chapter.