## **Proiect SCIA**



Supervisor:

Dr.Ing.Prof.Marius Neag Dr.Ing.Prof Onet Raul Ciprian Student:


Morar Horea-Razvan Gr 2331

## 1.Project Thematic

The project aims to design and implement an analog interface that meets the specific requirements for use in analog signal processing applications. The interface consists of 4 blocks, connected in cascade, each with a specific role:



Given specifications: The first stage was configured as a passive current feedback instrumentation amplifier, with the following circuit:



And it has the following specifications:


1.Maximum amplitude (for minimum PGA gain): 1.06E-01

2. Minimum amplitude(for maximum PGA gain): 5.33E-02

3. Unit of measurement : Voltage(differential)

4.Linear and modulus gain: 10

The second stage is a Analog Low-Pass Filter (KHN) with the following circuit:



And it had the given specifications:


1.|H0|, linear gain in pass band: 1.00E+00

2.Minimum input resistance: 1.00E+03

3.Band: 6000 Hz

4. Quality factor, Q: 0.707

The third stage is a programmable gain amplifier with RG Parallel with the following circuit:



And it has the given specifications:


1.Minimum gain in dBs: 9 dB

2.Resolution(minimum step) : 2 dB

3. Total number of steps: 4

4.Maximum gain in dBs: 1.50E+01

The fourth stage is a precision full-wave rectifier with the following circuit:



And it has the given specifications:

1. Gain (modulus and linear): 1

## 2. Sizing of Stages 1/2/3/4

## 2.1. Sizing of the first stage:

Based on the following formula:

$$Av = \frac{Vo}{Vid} = \frac{Vo}{Va - Vb} = 1 + 2 * \frac{Rf}{Rg}$$
 (1)

And the already known gain Av = 10 results the following:

$$10 = 1 + 2 * \frac{Rf}{Rg} \tag{2}$$

$$9=2*\frac{Rf}{Rg} \tag{3}$$

From which we get the following ratios of  $\frac{Rf}{Rg} = \frac{9k\Omega}{2k\Omega}$ 

And knowing this we could just select a value for the Rc resistances from the above circuit, which was 5k. This ensured us the necessary gain of 10.

## 2.2. Sizing of the second stage:

Dimensional parameters:

1. Resistors:

$$R1 = R2 = R3 = \dots = R7 = R = > Ho = 1; \omega_0 = \frac{1}{R\sqrt{C1C2}}; Q = \frac{2}{3}\sqrt{\frac{C1}{C2}}$$

I chose R=15.9k  $\Omega$ 

#### 2. Capacitors:

$$\omega_0 = 2\pi f_c = 2\pi 6000 = 37.680 \tag{1}$$

$$C_1 = \frac{3Q}{2\omega_0 R} = \frac{3*0.707}{2*37.680*15.9k} = 1.77nF \tag{2}$$

$$C_2 = \frac{4C_1}{9Q^2} = \frac{2}{3Q\omega_0 R} = \frac{2}{3*0.707*37.680*15.9k} = 1.57nF$$
 (3)

## 2.3. Sizing of the third stage:

**Resistors:** 

We choose Rf=10k

$$|A_v| = \{9dB, 11dB, 13dB, 15dB\} = \{2.82V, 3.55V, 4.47V, 5.62V\}$$
 (1)

$$A_v = \frac{R_f}{R_g} = > R_g = \frac{R_f}{A_v} = >$$
 (2)

$$\begin{cases} R_{1} = 3.6k\Omega \\ R_{2} = 2.82k\Omega \\ R_{3} = 2.23k\Omega \\ R_{4} = 1.8k\Omega \end{cases} \tag{4}$$

SW1	SW2	SW3	SW4	$R_f[\Omega]$	$R[\Omega]$	$A_v[dB]$	$A_v[\frac{v}{v}]$
VDD	0	0	0	10k	3.6k	9	2.82
0	VDD	0	0	10k	2.82k	11	3.55
0	0	VDD	0	10k	2.23k	13	4.47
0	0	0	VDD	10k	1.8k	15	5.62

### 2.4. Sizing of the fourth stage:

For the fourth stage we choose  $R=10k\Omega$  and we keep in mind the fact that the resistors need to be equal in order to get the gain 1.


## 3. Characterization of Stages 1 / 2 / 3 / 4

## 3.1. Characterization of Stage 1

#### **DCOP** Parameters:


```
* D:\project\project\etaj1.asc
                                                         ×
       --- Operating Point ---
V(+v):
                              voltage
V(-v):
               -15
                              voltage
V(n004):
               10.3755
                              voltage
V(n006):
               0
                              voltage
V(n007):
               -0.650749
                              voltage
V(n002):
               10.3751
                             voltage
V(n001):
                              voltage
               -0.650751
V(n008):
                              voltage
               -0.000743841 voltage
V(outd):
V(n012):
                              voltage
V(n014):
               -16.9063
                              voltage
V(n016):
               -15.7752
                              voltage
V(n010):
               14.9999
                              voltage
V(n009):
               -16.9063
                              voltage
               -17.2808
V(n017):
                              voltage
V(outcm):
               -15.0561
                              voltage
               0
V(n003):
                              voltage
V(n005):
               0
                              voltage
V(n011):
               0
                              voltage
V(n013):
               -16.9063
                              voltage
               n
V(n015):
                              voltage
               10.3007
V(n021):
                              voltage
V(n023):
               0
                              voltage
V(n024):
               -0.651162
                              voltage
V(n019):
               2.13057
                              voltage
V(n018):
                              voltage
V(n025):
               -0.679625
                              voltage
               0
V(n020):
                              voltage
V(n022):
                              voltage
V(+vcc):
               0
                              voltage
               0.000924897
Ic(Q1):
                              device current
Ib(Q1):
               2.79902e-06
                              device_current
Ie(Q1):
               -0.000927696 device current
Ic(Q2):
               0.000924976 device_current
               2.79928e-06 device_current
-0.000927776 device_current
Ib(Q2):
Ie(Q2):
               3.19211e-11 device current
Ic(Q3):
Ib(Q3):
               -3.30399e-11 device current
               1.13687e-12
Ie(Q3):
                              device_current
Ic(Q4):
               2.55851e-08
                              device current
```

Demonstration of low frequency gain: Simulation used: .ac dec 100 .01 100Meg




Value obtained is 9.997 which approximately is 10, which was the given spec. The spike is a overshoot because of the Opamp AD8065

Demonstration of band higher than that of filter Simulation used: .ac dec 100 .01 100Meg




Demonstration of CMRR,PSRR along with proper values. Simulation used: .ac dec 100 .01 100Meg


## CMRR:



## PSRR:



## Demonstration of linearity conditions Simulation used: .tran 0 5m 0




## 3.2. Characterization of Stage 2


#### **DCOP** Parameters:

```
* D:\project\project\etaj2.asc
        --- Operating Point ---
V(vcc):
                                    voltage
V(vee):
V(n001):
                  -15
                                    voltage
                  -0.000599986
                                   voltage
V(n005):
                                    voltage
                  -0.000400019
-0.000400002
V(n002):
V(n003):
V(n004):
                                   voltage
                  -0.0004
                                    voltage
V(vout_bpf):
                  -0.000400016
                                   voltage
V(vout_lpf):
V(n006):
I(C1):
                  -0.00139996
-0.000199984
                                   voltage
                                   voltage
                  -2.52976e-29
                                   device_current
I(C2):
                  -1.56993e-24
                                   device_current
                  -3.7735e-08
1.25766e-08
I(R1):
                                   device_current
I(R2):
                                   device_current
I(R4):
                  1.0402e-12
                                   device current
I(R5):
                  1.03998e-12
                                   device_current
I(R3):
I(R6):
                  -5.03126e-08
-1.25807e-08
                                   device_current
                                   device current
I(R7):
                  1.25776e-08
                                   device_current
I(Vcc):
                  -0.0192045
                                    device_current
I(Vee):
I(V1):
                  0.0192046
                                   device_current
                  -3.7735e-08
                                   device current
Ix(u1:100):
                  -3.04003e-12
                                   subckt_current
Ix (u1:101):
Ix (u1:102):
Ix (u1:103):
                  -1.03997e-12
0.0064015
                                   subckt_current
                                   subckt_current
subckt_current
                  -0.00640157
Ix(u1:104):
                  5.03126e-08
                                   subckt_current
Ix (u2:100):
Ix (u2:101):
                  -3.0398e-12
-1.04018e-12
                                    subckt_current
                                   subckt_current
Ix (u2:102):
                  0.0064015
                                   subckt_current
Ix (u2:103):
                  -0.00640153
                                   subckt_current
Ix (u2:104):
Ix (u3:100):
                  1.25817e-08
                                   subckt_current
                  -3.05981e-12
                                   subckt_current
Ix (u3:101):
                  -1.06013e-12
                                   subckt current
Ix(u3:102):
                  0.00640153
                                    subckt_current
                  -0.0064015
Ix(u3:103):
                                    subckt_current
Ix (u3:104):
                  -1.25755e-08
                                   subckt_current
```


Demonstration of proper band Simulation used: .ac dec 100 1 10k



Demonstration of GBW. Simulation used: .ac dec 100 1 10k



#### Demonstration of linearity. Simulation used: .tran 0 5m 0




## 3.3. Characterization of Stage 3

#### **DCOP Parameters:**


```
-- Operating Point --
                                     voltage
/(in):
/(c1):
                                     voltage
                   -1.12482e-06
-0.00220569
7(n004):
                                     voltage
7(out):
                                     voltage
7(n002):
                   -0.000399998
                                     voltage
7(n003):
7(n001):
                   -0.000399998
                                     voltage
                   -7.18703e-07
                                     voltage
7(c2):
                                     voltage
                   15
                                     voltage
7(c3):
                   0
15
7(c4):
                                      voltage
/(vcc):
/(vee):
                                     voltage
voltage
                   -15
                   -1.43483e-06
3.98874e-10
7(n005):
                                     voltage
                                     device_current
device_current
E(R2):
                   -1.80569e-07
                   1.79371e-07
E(R3):
                                     device_current
E (R4):
                   3.9928e-10
                                     device_current
                   3.98564e-10
-1.79371e-07
[(R1):
                                     device_current
[(S1):
                                     device current
[(S2):
                   -3.9928e-10
                                     device_current
[(S3):
[(S4):
                   -3.98874e-10
                                     device_current
                   -3.98564e-10
                                     device_current
[(Vin):
[(Vc1):
                   -1.80568e-07
                                     device_current
                                     device_current
device_current
[ (Vc2) :
[(Vc3):
[(Vc4):
                                     device_current
device_current
                   -0.0064015
[(Vcc):
                                     device_current
                   0.0064017
[(Vee):
                                     device current
Ex (u1:100):
                   -3.04021e-12
                                     subckt_current
[x(u1:101):
[x(u1:102):
                   -1.0398e-12
                                     subckt_current
subckt_current
                   0.0064015
[x(u1:103):
[x(u1:104):
                   -0.0064017
1.80569e-07
                                     subckt_current
                                     subckt_current
```

Demonstration of all of the gain steps obtained. Simulation used: .ac dec 100 .01 100Meg


## SW1:




#### SW2:



## SW3:




## SW4:




Demonstration off all band values for the gain steps. Simulation used: .ac dec 100 .01 100Meg


## SW1:




## SW2:



## SW3:




## SW4:




## Demonstration of THD and linearity Simulation used: .tran 0 5m 0 50u

Linearity > specs for minimum gain and maximum input amplitude (for THD < 1%)




Linearity > specs for maximum gain and minimum input amplitude (for THD < 1%)




## 3.4. Characterization of Stage 4


#### **DCOP Parameters:**




Demonstration of casting in DC sweep Simulation used: .dc V1 -15 15 0.01




## Demonstration of implementing circuit functionality Simulation used: .tran 0 5m 0 50u






# 4. Validation and characterisation of the analog interface

The complete analog interface circuit is shown below. It integrates all the designed stages, including all the previously dimensioned components.



Demonstration of .tran 0 5m 0 50u simulation:



## 5. Conclusion

	Specifications	Measurements
Gain  stage 1	10	9.997
H0  stage 2	1	1
Bandwidth stage 2	6000	6.016
Gain 1 stage 3	9dB	3.6
Gain 2 stage 3	11dB	2.82
Gain 3 stage 3	13dB	2.23
Gain 4 stage 3	15dB	1.8
Gain  stage 4	1	1

Following the measurements of each stage and comparing the results with the required specifications, there are no significant errors or differences, which indicates the correct functionality of the circuit within the required parameters.

The design, dimensioning, and characterization of the proposed analog interface have demonstrated the functionality of the circuit, according to the imposed requirements. The results obtained from the AC and Transient simulations confirm the correct operation of the circuit, validating the design parameters, namely gain, bandwidth, and linear range.