RTX Operating System Report

Tyler Babaran insert student number here EMAIL@uwaterloo.ca

Kelly McBride insert student number here EMAIL@waterloo.ca

Peter Socha 20484453 psocha@uwaterloo.ca

March 22, 2015

Contents

2	.1	Memo	ry Management	
		2.1.1	Memory Structure	
		2.1.2	Requesting Memory Blocks	
		2.1.3	Releasing Memory Blocks	
2	.2	Proces	ssor Management	
		2.2.1	Process Control Structures	
		2.2.2	Process Queues	
		2.2.3	Process Scheduling	
2	.3	Process Priority Management		
		2.3.1	Get Process Priority	
		2.3.2	Set Process Priority	
2	.4	Interp	rocess Communication	
		2.4.1	Message Structure	
		2.4.2	Sending Messages	
		2.4.3	Receiving Messages	
		2.4.4	Delayed Send	
2	.5	Interru	upts and I-Processes	
		2.5.1	UART I-Process	
		2.5.2	Timer I-Process	
2	.6	System	n Processes	
		2.6.1	Null Process	
		2.6.2	KCD Process	
		2.6.3	CRT Process	
2	.7	User F	Processes	
		2.7.1	User Test Processes	
		2.7.2	Wall Clock Process	
		2.7.3	Set Priority Process	
		2.7.4	Stress Test Processes	
_		_		
7	im	ing an	nd Analysis	
_		т	earned	

List of Algorithms

List of Figures

Chapter 1

Introduction

Chapter 2

Design Description

2.1	Memory	Management

- 2.1.1 Memory Structure
- 2.1.2 Requesting Memory Blocks
- 2.1.3 Releasing Memory Blocks
- 2.2 Processor Management
- 2.2.1 Process Control Structures
- 2.2.2 Process Queues
- 2.2.3 Process Scheduling
- 2.3 Process Priority Management
- 2.3.1 Get Process Priority
- 2.3.2 Set Process Priority
- 2.4 Interprocess Communication
- 2.4.1 Message Structure
- 2.4.2 Sending Messages
- 2.4.3 Receiving Messages
- 2.4.4 Delayed Send
- 2.5 Interrupts and I-Processes
- 2.5.1 UART I-Process
- 2.5.2 Timer I-Process
- 2.6 System Processes

Chapter 3
Timing and Analysis

Chapter 4

Lessons Learned