

RTX Operating System Report

Tyler Babaran

insert student number here

EMAIL@uwaterloo.ca

Kelly McBride

insert student number here

EMAIL@waterloo.ca

Peter Socha

20484453

psocha@uwaterloo.ca

March 22, 2015

Contents

1	Introduction	4
2	Design Description	5
2.1	Memory Management	6
2.1.1	Memory Structure	6
2.1.2	Requesting Memory Blocks	6
2.1.3	Releasing Memory Blocks	6
2.2	Processor Management	6
2.2.1	Process Control Structures	6
2.2.2	Process Queues	6
2.2.3	Process Scheduling	6
2.3	Process Priority Management	6
2.3.1	Get Process Priority	6
2.3.2	Set Process Priority	6
2.4	Interprocess Communication	6
2.4.1	Message Structure	6
2.4.2	Sending Messages	6
2.4.3	Receiving Messages	6
2.4.4	Delayed Send	6
2.5	Interrupts and I-Processes	6
2.5.1	UART I-Process	6
2.5.2	Timer I-Process	6
2.6	System Processes	6
2.6.1	Null Process	6
2.6.2	KCD Process	6
2.6.3	CRT Process	6
2.7	User Processes	6
2.7.1	User Test Processes	6
2.7.2	Wall Clock Process	6
2.7.3	Set Priority Process	6
2.7.4	Stress Test Processes	6
3	Timing and Analysis	7
4	Lessons Learned	8

List of Algorithms

List of Figures

Chapter 1

Introduction

Chapter 2

Design Description

2.1 Memory Management

2.1.1 Memory Structure

2.1.2 Requesting Memory Blocks

2.1.3 Releasing Memory Blocks

2.2 Processor Management

2.2.1 Process Control Structures

2.2.2 Process Queues

2.2.3 Process Scheduling

2.3 Process Priority Management

2.3.1 Get Process Priority

2.3.2 Set Process Priority

2.4 Interprocess Communication

2.4.1 Message Structure

2.4.2 Sending Messages

2.4.3 Receiving Messages

2.4.4 Delayed Send

2.5 Interrupts and I-Processes

2.5.1 UART I-Process

2.5.2 Timer I-Process

2.6 System Processes

Chapter 3

Timing and Analysis

Chapter 4

Lessons Learned