

6	6	6	0000 0 110
7	7	7	0000 0 111
		8	0000 1000
8	10	9	0000 1001
9	11		
		A	0000 1010
10	12	B	0000 1011
11	13	C	0000 1100
12	14	D	0000 1101
13	15	E	0000 1110
14	16	F	0000 1111
15	17	10	0001 0000
16	20	11	0001 0001
17	21	12	0001 0010
18	22	13	0001 0011
19	23	14	0001 0100
20	24		

- In above table the binary bits are divided in groups to indicate binary equivalent of Octal and binary equivalent of Hexadecimal.  
Where bits are combined in group of three, it shows binary equivalent of octal number in that Row.  
Where bits are combined in group of Four, it shows binary equivalent of Hexadecimal number in that Row.

Convert:  $(29)_{10}$  to  $( )_2$   $( )_8$   $( )_{16}$

<div style="border-left: 1px solid black; padding-left: 10px;"> <math>2 \mid 29 \rightarrow 1</math>  <math>2 \mid 14 \rightarrow 0</math>  <math>2 \mid 7 \rightarrow 1</math>  <math>2 \mid 3 \rightarrow 1</math>  <math>2 \mid 1 \rightarrow 1</math>    <math>(11101)_2</math> </div>	<div style="border-left: 1px solid black; padding-left: 10px;"> <math>011101</math>  <math>\underbrace{011}_3 \quad \underbrace{101}_5</math>  <math>(35)_8</math> </div>	<div style="border-left: 1px solid black; padding-left: 10px;"> <math>00011101</math>  <math>\underbrace{0001}_1 \quad \underbrace{1101}_{13}</math>  <math>(1B)_{16}</math> </div>
--	---	---

Convert:  $(101101)_2$  to  $( )_{10}$   $( )_8$   $( )_{16}$ 

$$\begin{array}{c}
 \underbrace{101}_5 \underbrace{101}_5 \\
 (56)_8 \\
 \hline
 \begin{array}{c}
 \cancel{0010110} \\
 001 \quad 01101 \\
 \underbrace{\quad\quad}_2 \quad \underbrace{\quad\quad}_{13} \\
 (2D)_{16}
 \end{array}
 \end{array}$$

 $( )_{16}$ 

$$\begin{array}{l}
 (101101)_2 \\
 \rightarrow 1 \times 2^0 + 0 \times 2^1 + 1 \times 2^2 + 1 \times 2^3 + \\
 0 \times 2^4 + 1 \times 2^5 \\
 = 32 + 8 + 4 + 1 \\
 = (45)_{10}
 \end{array}$$

Convert:  $(1011011101)_2$  to  $( )_8$   $( )_{16}$ 

$$\begin{array}{c}
 \underbrace{001}_1 \underbrace{011}_3 \underbrace{011}_3 \underbrace{101}_5 \\
 (1335)_8 \\
 \hline
 \begin{array}{c}
 \underbrace{0010}_2 \quad \underbrace{11011}_3 \underbrace{101}_3 \\
 (2DD)_{16}
 \end{array}
 \end{array}$$

CONCLUSION :-

Be learn an understand how to convert  
 1 type of numbering system to another  
 type of numbering system.

$$\begin{aligned}
 &= (2^6 - 2^0)_{10} - (101100)_2 \\
 &= (2^6 - 1)_{10} - (101100)_2 \\
 &= (111111)_2 - (1001100)_2
 \end{aligned}$$

Steps of conversion method is,

GIVEN NUMBER =

$$\begin{array}{rcccccc}
 1 & 1 & 1 & 1 & 1 & 1 \\
 -1 & 0 & 1 & 1 & 0 & 0 \\
 \hline
 0 & 1 & 0 & 0 & 1 & 1
 \end{array}$$

RESULT = (010011)<sub>2</sub>

Q.1 Find 9's complement of (456)<sub>10</sub>

$$\begin{array}{r}
 9 \quad 9 \quad 9 \\
 -4 \quad -5 \quad -6 \\
 \hline
 5 \quad 4 \quad 3
 \end{array}$$

(543) 9's complement.

Q.2 Find 9's complement of (456)<sub>10</sub>


$$\begin{array}{r}
 9 \quad 9 \quad 9 \\
 -4 \quad -5 \quad -6 \\
 \hline
 5 \quad 4 \quad 3
 \end{array}$$

CONCLUSION :-


**PROCEDURE :-**

1. Connect the circuit diagram for one gate.
2. Give the input as shown in observation table and see the output on the related pin nos.
3. Tabulate the outputs.
4. Then connect the other ICs one by one and verify the outputs of that ICs.

Q.1 Draw the symbol of Ex- OR Gate ?



Q.2 List different types of logic Gates ?



Q.3 Write truth table and Boolean Expression for EX-NOR Gate.

A	B	$Y = \overline{A}B + A\overline{B}$
0	0	1
0	1	0
1	0	0
1	1	1



Q.4 Write truth table and Boolean Expression for NAND Gate.


A	B	$y = A \cdot \overline{B}$
0	0	1
0	1	1
1	0	1
1	1	0

CONCLUSION :-


Q.1 Define Universal Gate ?

→ A gate which can implement any Boolean function without need to use any other gate type.

Q.2 Draw EX-OR Gate from NAND Gate write true



Q.3 Draw NOR Gate from NAND Gate write true



Q.4 Draw AND Gate from NAND Gate and write its true table.

CONCLUSION :-

## OBSERVATION TABLE: -

NOR gate as Universal

1) NOR as NOT

A	B	$\bar{A}$
0	0	1
0	1	0
1	0	0
1	1	0

2) NOR as OR

A	B	$A+B$
0	0	0
0	1	1
1	0	1
1	1	1

3) NOR as AND

A	B	$A.B$
0	0	0
0	1	0
1	0	0
1	1	1

4) NOR as NAND

A	B	$\overline{A.B}$
0	0	1
0	1	1
1	0	1
1	1	0

Q2 Truth table.

A	B	$y = \overline{AB} + A\overline{B}$
0	0	0
0	1	1
1	0	1
1	1	0

Q3 Truth table.

A	B	$y = (A+B)'$
0	0	0
0	1	1
1	0	1
1	1	1

Q4




Questions:

Q.1 What are the applications of logic gates ?

→ 1. Computers , 2. Digital electronics , 3. Telecommunication  
4. Robotics , 5. control system , 6. instrumentation .  
7. medical devices , 8. Transportation systems  
9. security system , and many more.


Q.2 Draw EX-OR Gate from NOR Gate write true table.



Q.3 Draw OR Gate from NOR Gate and write true table.




Q.4 Draw NAND Gate from NOR Gate and write true table.




CONCLUSION: -

$$Y = (C + \bar{D}) \cdot (B + C) \cdot (A + \bar{C}) \cdot (\bar{A} + \bar{B})$$



Q.1 Simplify and draw logic circuit using basic gates for the following equation:


$$\bar{B}C + AB + BC$$



**CONCLUSION :-**


## PRACTICAL : 7

AIM : Simplify and design Boolean expression using universal logic gates.




Q.1 Simplify and design Boolean expression using universal logic gates for the given equation:

$$A(\overline{A} + C)(\overline{A}B + \overline{C})$$




Q.1 Design Half Adder And Full Adder Circuit Using Basic Gates

→ Half adder :-




→ Full adder :-




CONCLUSION :-



Q-1 Full




Q-2 Full






Q.1 Draw half subtractor and full subtractor using nand gates



Half  
Q.2 Draw half subtractor and full subtractor using Nor gates




CONCLUSION :-


**1 × 4 Demultiplexer :**

1. Connections are made as per the Fig. 2.
2. By varying the select inputs  $S_1$  &  $S_0$ , the information on the single input E is transmitted to any one of 4 output lines and the truth table is verified.


Q.1 Design 2 × 1 MUX.




Q.2 Design 1 × 2 DEMUX.



Q.3 Design 8 x 1 MUX.





Q.4 Design 1 x 8 DEMUX.



**CONCLUSION :-**

Q.1 Draw 2:1, 4:1 encoder



CONCLUSION :-

**PROCEDURE :-**

1. Connect the circuit as shown in figure.
2. Apply Vcc & ground signal to every IC.
3. Observe the input & output according to the truth table.

**QUESTIONS AND ANSWERS :**

Q-1 What is Flip Flop?

→ Flip Flop is also a basic building block of Synchronous sequential circuits. It has two stable states ; It can store one bit of information.

Q-2 What is limitation of RS Flip-Flop ?

→ The limitation ~~with of~~ S-R Flip-Flop is :-

- It is a bistable circuit, which means that it can only be in one of two states, either '0' or '1'.
- It is not a synchronous circuit, which means that it does not have a clock signal to control its operation.