**Question 1:** How much should you increment the PC after fetch stage in a processor that is a word addressable (1 word=32 bit) and the width of each instruction is 4 Bytes? (4 points)

**Answer:**

1. 1 (\_\_)
2. 2 (\_\_)
3. 8 (\_\_)
4. 4 (\_\_)

**Question 2:** Let’s assume that a 32 bit variable with value of AABBCCDD in hexadecimal has to be stored in the memory. Assume that each memory address can store **8 bits** and the processor uses **Little Endian** method to store data. Write down the hex digits to be stored in different addresses under data column of the table below. (4 points)

**Answer:**

|  |  |
| --- | --- |
| **Address** | **data** |
| 0x00 | DD |
| 0x01 | CC |
| 0x02 | BB |
| 0x03 | AA |

**Question 3:** What are the main components of a single DRAM cell? (4 points)

**Answer:**

1. Transistor (\_\_)
2. flip-flops (\_\_)
3. inverters (\_\_)
4. capacitor (\_\_)

**Question 4:** What are the advantages of on-chip SRAM memory over DRAM? (4 points)

**Answer:**

1. Read/write speed (latency) (\_\_)
2. Ease of fabrication with the processor (\_\_)
3. Cost per bit (\_\_)
4. non-volatile (\_\_)

**Question 5:** Consider the following C code. Let us assume that the function sum() is currently executing. What is the address stored in the return address register ‘ra’? (4 points)

int sum(int a, int b){  
 return a+b;  
}  
void main() {  
 int x=20;  
 int y=10;  
 int z= sum(x,y);

z++;

y=z+1;

}

**Answer:**

1. Memory address that stores line “z++;” (\_\_)
2. Memory address that stores line "y=z+1;” (\_\_)
3. Memory address that stores line “return a+b;” (\_\_)
4. Memory address that stores line “int z= sum(x,y);” (\_\_)

**Question 6:** Why embedded systems primarily use the C programming language? (4 points)

**Answer:**

* + 1. Supports bitwise operations (\_\_)
    2. C language is architecture-dependent (\_\_)
    3. Secure against buffer overflow attack (\_\_)
    4. Lower code overhead for execution (\_\_)

**Question 7:** For the following assembly program, how many times the Addi instruction inside the loop will execute? All instructions are based on 32 bit MIPS ISA. (4 points)

addi r1, r0, 4

Loop:

addi r1, r1, -1

bne r1, r0, Loop

sub r1, r0, r0

**Answer:**

1. 0 (\_\_)
2. 1 (\_\_)
3. 4 (\_\_)
4. 5 (\_\_)

**Question 8: What should the MIPS assembly for the following C code?**

If (a<b) {

goto Label1; }

**Assumptions: a is in $r1, b is in $r2. Use two instructions.**

**Answer:**

slt $r3, $r1, r2 # if $r1<$r2, make #r3=1

bne $r3, $r0 , Label1 # goto Label1, if $r3 not equal to 0

**Question 9:** Mark the cases inside the brackets for which you cannot execute the same assembly program compiled for one microprocessor in another one. (4 points)

**Answer:**

1. If both microprocessors have the same ISA (\_\_\_)
2. If both microprocessors have the different ISA and different microarchitecture (\_\_\_)
3. If both microprocessors have the same ISA but different microarchitecture (\_\_\_)
4. If both microprocessors have different ISA (\_\_\_)

**Question 10:** Mark the multiplications that can be performed using logical left shift? Assume Z=00000111 in binary. (4 points)

**Answer:**

1. Z x 9 (\_\_\_)
2. Z x 16 (\_\_\_)
3. Z x 32 (\_\_\_)
4. Z x 64 (\_\_\_)

**Question 11:** Which of the following statements (if any) are true for the code used in the lab below. (4 points)

Text

Description automatically generated

* 1. The while(1){…} loop iterates just once (\_\_\_)
  2. The gpio\_write() in line 11 is a function declaration (\_\_\_)
  3. We may not need such while loop if an operating system is present (\_\_\_)
  4. The eecs388\_lib.h contains the definition of function gpio\_write() (\_\_\_)

**Question 12:** which of the following memory technologies are volatile? (4 points)

**Answer:**

1. DRAM (\_\_)
2. Hard drive (\_\_)
3. Flash memory (\_\_)
4. Registers (\_\_)

**Question 13:** Which of the following statements are true for port mapped and memory mapped I/O? (4 points)

**Answer:**

1. Port mapped I/O uses only load and store instructions to communicate with I/O devices (\_\_)
2. In memory mapped I/O, the I/O memory is mapped into the CPU address space (\_\_)
3. In port mapped I/O, the I/O memory is mapped into the CPU address space (\_\_)
4. The Hifive platform used in your lab uses memory mapped I/O (\_\_)

**Question 14:** For the C code presented below, indicate the section in memory layout each variable is stored or makes use of. Circle the correct option for each question. (BSS is Uninitialized Data Segment and Data is Initialized Data Segment). (8 points)

int globA=10;

int globB=0;

int main () {

int varA;

int varB = 10;

static int varC = 1;

static int varE = 0;

char \*varD;

varD = (char\*)malloc(8);

varA = varB + varC;

return varA;

}

**Answer:**

1. int globB=0; (Stack—Heap—*BSS*—Data)
2. int varA; (*Stack*—Heap—BSS—Data)
3. int varB = 10; (*Stack*—Heap—BSS—Data)
4. static int varC = 1; (Stack—Heap—BSS—*Data*)
5. char \*varD; (*Stack*—Heap—BSS—Data)
6. varD = (char\*)malloc(8); (Stack—*Heap*—BSS—Data)

**Question 15:** What information is **not stored** in program counter register? (4 points)

**Answer:**

1. Current instruction (\_\_)
2. Next instruction (\_\_)
3. Address of currently executing inst (\_\_)
4. Address of next instruction (\_\_)

**Question 16** For the following assembly program, what is the content in memory address 100 after executing the following code? All numbers are decimal. Please note that register r0 contains zero. All instructions are based on MIPS ISA.

addi r1,r0, 54  
addi r2,r0, 58  
addi r3,r0, 100

sw r1, 0(r3)  
sw r2, 4(r3)

**Answer:**

1. 54 (\_\_)
2. 58 (\_\_)
3. 100 (\_\_)
4. 4 (\_\_)