


# **STM32F405xx STM32F407xx**

ARM Cortex-M4 32b MCU+FPU, 210DMIPS, up to 1MB Flash/192+4KB RAM, USB OTG HS/FS, Ethernet, 17 TIMs, 3 ADCs, 15 comm. interfaces & camera

Datasheet - production data



#### **Features**

- Core: ARM 32-bit Cortex™-M4 CPU with FPU, Adaptive real-time accelerator (ART Accelerator™) allowing 0-wait state execution from Flash memory, frequency up to 168 MHz, memory protection unit, 210 DMIPS/ 1.25 DMIPS/MHz (Dhrystone 2.1), and DSP instructions
- Memories
  - Up to 1 Mbyte of Flash memory
  - Up to 192+4 Kbytes of SRAM including 64-Kbyte of CCM (core coupled memory) data RAM
  - Flexible static memory controller supporting Compact Flash, SRAM, PSRAM, NOR and NAND memories
- LCD parallel interface, 8080/6800 modes
- Clock, reset and supply management
  - 1.8 V to 3.6 V application supply and I/Os
  - POR, PDR, PVD and BOR
  - 4-to-26 MHz crystal oscillator
  - Internal 16 MHz factory-trimmed RC (1% accuracy)
  - 32 kHz oscillator for RTC with calibration
  - Internal 32 kHz RC with calibration
- Low power
  - Sleep, Stop and Standby modes
  - V<sub>BAT</sub> supply for RTC, 20×32 bit backup registers + optional 4 KB backup SRAM
- 3×12-bit, 2.4 MSPS A/D converters: up to 24 channels and 7.2 MSPS in triple interleaved mode
- 2×12-bit D/A converters
- General-purpose DMA: 16-stream DMA controller with FIFOs and burst support
- Up to 17 timers: up to twelve 16-bit and two 32bit timers up to 168 MHz, each with up to 4

IC/OC/PWM or pulse counter and quadrature (incremental) encoder input

- Debug mode
  - Serial wire debug (SWD) & JTAG interfaces
  - Cortex-M4 Embedded Trace Macrocell™
- Up to 140 I/O ports with interrupt capability
  - Up to 136 fast I/Os up to 84 MHz
  - Up to 138 5 V-tolerant I/Os
- Up to 15 communication interfaces
  - Up to 3 × I<sup>2</sup>C interfaces (SMBus/PMBus)
  - Up to 4 USARTs/2 UARTs (10.5 Mbit/s, ISO 7816 interface, LIN, IrDA, modem control)
  - Up to 3 SPIs (42 Mbits/s), 2 with muxed full-duplex I<sup>2</sup>S to achieve audio class accuracy via internal audio PLL or external clock
  - 2 × CAN interfaces (2.0B Active)
  - SDIO interface
- · Advanced connectivity
  - USB 2.0 full-speed device/host/OTG controller with on-chip PHY
  - USB 2.0 high-speed/full-speed device/host/OTG controller with dedicated DMA, on-chip full-speed PHY and ULPI
  - 10/100 Ethernet MAC with dedicated DMA: supports IEEE 1588v2 hardware, MII/RMII
- 8- to 14-bit parallel camera interface up to 54 Mbytes/s
- True random number generator
- · CRC calculation unit
- 96-bit unique ID
- RTC: subsecond accuracy, hardware calendar

Table 1. Device summary

Reference	Part number						
STM32F405xx	STM32F405RG, STM32F405VG, STM32F405ZG, STM32F405OG, STM32F405OE						
STM32F407xx	STM32F407VG, STM32F407IG, STM32F407ZG, STM32F407VE, STM32F407ZE, STM32F407IE						

# **Contents**

1	Intro	duction	l	. 11
2	Desc	cription		. 12
	2.1	Full co	mpatibility throughout the family	. 15
	2.2	Device	overview	. 18
		2.2.1	ARM <sup>®</sup> Cortex™-M4F core with embedded Flash and SRAM	
		2.2.2	Adaptive real-time memory accelerator (ART Accelerator™)	19
		2.2.3	Memory protection unit	19
		2.2.4	Embedded Flash memory	19
		2.2.5	CRC (cyclic redundancy check) calculation unit	20
		2.2.6	Embedded SRAM	20
		2.2.7	Multi-AHB bus matrix	20
		2.2.8	DMA controller (DMA)	21
		2.2.9	Flexible static memory controller (FSMC)	22
		2.2.10	Nested vectored interrupt controller (NVIC)	22
		2.2.11	External interrupt/event controller (EXTI)	22
		2.2.12	Clocks and startup	22
		2.2.13	Boot modes	23
		2.2.14	Power supply schemes	23
		2.2.15	Power supply supervisor	23
		2.2.16	Voltage regulator	25
		2.2.17	Regulator ON/OFF and internal reset ON/OFF availability	28
		2.2.18	Real-time clock (RTC), backup SRAM and backup registers	28
		2.2.19	Low-power modes	29
		2.2.20	V <sub>BAT</sub> operation	30
		2.2.21	Timers and watchdogs	30
		2.2.22	Inter-integrated circuit interface (I <sup>2</sup> C)	33
		2.2.23	Universal synchronous/asynchronous receiver transmitters (USART)	. 33
		2.2.24	Serial peripheral interface (SPI)	34
		2.2.25	Inter-integrated sound (I2S)	34
		2.2.26	Audio PLL (PLLI2S)	34
		2.2.27	Secure digital input/output interface (SDIO)	35
		2.2.28	Ethernet MAC interface with dedicated DMA and IEEE 1588 support	. 35
		2.2.29	Controller area network (bxCAN)	36

		5.3.12	Memory characteristics	104
		5.3.13	EMC characteristics	106
		5.3.14	Absolute maximum ratings (electrical sensitivity)	108
		5.3.15	I/O current injection characteristics	109
		5.3.16	I/O port characteristics	109
		5.3.17	NRST pin characteristics	113
		5.3.18	TIM timer characteristics	114
		5.3.19	Communications interfaces	116
		5.3.20	12-bit ADC characteristics	129
		5.3.21	Temperature sensor characteristics	134
		5.3.22	V <sub>BAT</sub> monitoring characteristics	134
		5.3.23	Embedded reference voltage	135
		5.3.24	DAC electrical characteristics	135
		5.3.25	FSMC characteristics	137
		5.3.26	Camera interface (DCMI) timing specifications	155
		5.3.27	SD/SDIO MMC card host interface (SDIO) characteristics	156
		5.3.28	RTC characteristics	157
6	Pack	kage cha	aracteristics	158
	6.1	Packad	ge mechanical data	158
	6.2		al characteristics	
7	Part	number	ring	170
Apper	ndix A	Applicat	ion block diagrams	171
	A.1		TG full speed (FS) interface solutions	
	A.2		TG high speed (HS) interface solutions	
	A.3	Ethern	et interface solutions	174
8	Revi	eion hie	tory	176

# List of tables

Table 1.	Device summary	1
Table 2.	STM32F405xx and STM32F407xx: features and peripheral counts	
Table 3.	Regulator ON/OFF and internal reset ON/OFF availability	
Table 4.	Timer feature comparison	
Table 5.	USART feature comparison	
Table 6.	Legend/abbreviations used in the pinout table	
Table 7.	STM32F40x pin and ball definitions	
Table 8.	FSMC pin definition	
Table 9.	Alternate function mapping	
Table 10.	STM32F40x register boundary addresses	
Table 11.	Voltage characteristics	
Table 12.	Current characteristics	
Table 13.	Thermal characteristics	
Table 14.	General operating conditions	
Table 15.	Limitations depending on the operating power supply range	
Table 16.	VCAP_1/VCAP_2 operating conditions	
Table 17.	Operating conditions at power-up / power-down (regulator ON)	
Table 18.	Operating conditions at power-up / power-down (regulator OFF)	
Table 19.	Embedded reset and power control block characteristics	
Table 20.	Typical and maximum current consumption in Run mode, code with data processing	
	running from Flash memory (ART accelerator enabled) or RAM	83
Table 21.	Typical and maximum current consumption in Run mode, code with data processing	
	running from Flash memory (ART accelerator disabled)	84
Table 22.	Typical and maximum current consumption in Sleep mode	
Table 23.	Typical and maximum current consumptions in Stop mode	
Table 24.	Typical and maximum current consumptions in Standby mode	
Table 25.	Typical and maximum current consumptions in V <sub>BAT</sub> mode	
Table 26.	Switching output I/O current consumption	
Table 27.	Peripheral current consumption	
Table 28.	Low-power mode wakeup timings	
Table 29.	High-speed external user clock characteristics	
Table 30.	Low-speed external user clock characteristics	
Table 31.	HSE 4-26 MHz oscillator characteristics	
Table 32.	LSE oscillator characteristics (f <sub>LSE</sub> = 32.768 kHz)	
Table 33.	HSI oscillator characteristics	
Table 34.	LSI oscillator characteristics	
Table 35.	Main PLL characteristics	
Table 36.	PLLI2S (audio PLL) characteristics	. 101
Table 37.	SSCG parameters constraint	
Table 38.	Flash memory characteristics	
Table 39.	Flash memory programming	. 104
Table 40.	Flash memory programming with V <sub>PP</sub>	106
Table 41.	Flash memory endurance and data retention	. 106
Table 42.	EMS characteristics	
Table 43.	EMI characteristics	
Table 44.	ESD absolute maximum ratings	
Table 45.	Electrical sensitivities	
Table 46.	I/O current injection susceptibility	



Table 47.	I/O static characteristics	110
Table 48.	Output voltage characteristics	111
Table 49.	I/O AC characteristics	112
Table 50.	NRST pin characteristics	
Table 51.	Characteristics of TIMx connected to the APB1 domain	115
Table 52.	Characteristics of TIMx connected to the APB2 domain	116
Table 53.	I <sup>2</sup> C characteristics	116
Table 54.	SCL frequency (f <sub>PCLK1</sub> = 42 MHz.,V <sub>DD</sub> = 3.3 V)	118
Table 55.	SPI dynamic characteristics	
Table 56.	I2S dynamic characteristics	122
Table 57.	USB OTG FS startup time	124
Table 58.	USB OTG FS DC electrical characteristics	124
Table 59.	USB OTG FS electrical characteristics	125
Table 60.	USB HS DC electrical characteristics	125
Table 61.	USB HS clock timing parameters	125
Table 62.	ULPI timing	126
Table 63.	Ethernet DC electrical characteristics	127
Table 64.	Dynamic characteristics: Ehternet MAC signals for SMI	127
Table 65.	Dynamic characteristics: Ethernet MAC signals for RMII	128
Table 66.	Dynamic characteristics: Ethernet MAC signals for MII	128
Table 67.	ADC characteristics	129
Table 68.	ADC accuracy at f <sub>ADC</sub> = 30 MHz	131
Table 69.	Temperature sensor characteristics	134
Table 70.	Temperature sensor calibration values	134
Table 71.	V <sub>BAT</sub> monitoring characteristics	134
Table 72.	Embedded internal reference voltage	135
Table 73.	Internal reference voltage calibration values	135
Table 74.	DAC characteristics	
Table 75.	Asynchronous non-multiplexed SRAM/PSRAM/NOR read timings	
Table 76.	Asynchronous non-multiplexed SRAM/PSRAM/NOR write timings	139
Table 77.	Asynchronous multiplexed PSRAM/NOR read timings	140
Table 78.	Asynchronous multiplexed PSRAM/NOR write timings	
Table 79.	Synchronous multiplexed NOR/PSRAM read timings	
Table 80.	Synchronous multiplexed PSRAM write timings	
Table 81.	Synchronous non-multiplexed NOR/PSRAM read timings	
Table 82.	Synchronous non-multiplexed PSRAM write timings	147
Table 83.	Switching characteristics for PC Card/CF read and write cycles	
	in attribute/common space	151
Table 84.	Switching characteristics for PC Card/CF read and write cycles	
	in I/O space	
Table 85.	Switching characteristics for NAND Flash read cycles	
Table 86.	Switching characteristics for NAND Flash write cycles	
Table 87.	DCMI characteristics	
Table 88.	Dynamic characteristics: SD / MMC characteristics	
Table 89.	RTC characteristics	
Table 90.	WLCSP90 - 0.400 mm pitch wafer level chip size package mechanical data	
Table 91.	LQFP64 – 10 x 10 mm 64 pin low-profile quad flat package mechanical data	
Table 92.	LQPF100 – 14 x 14 mm 100-pin low-profile quad flat package mechanical data	
Table 93.	LQFP144, 20 x 20 mm, 144-pin low-profile quad flat package mechanical data	164
Table 94.	UFBGA176+25 - ultra thin fine pitch ball grid array 10 × 10 × 0.6 mm	
	mechanical data	
Tahla 05	LOEP176 24 v 24 mm, 176-pip low-profile guad flat package mechanical data	167

# List of tables

Table 96.	Package thermal characteristics	. 169
	Ordering information scheme	
	Document revision history	

# List of figures

Figure 1.	Compatible board design between STM32F10xx/STM32F4xx for LQFP64	. 15
Figure 2.	Compatible board design STM32F10xx/STM32F2xx/STM32F4xx	
	for LQFP100 package	. 16
Figure 3.	Compatible board design between STM32F10xx/STM32F2xx/STM32F4xx	
	for LQFP144 package	. 16
Figure 4.	Compatible board design between STM32F2xx and STM32F4xx	
	for LQFP176 and BGA176 packages	
Figure 5.	STM32F40x block diagram	
Figure 6.	Multi-AHB matrix	
Figure 7.	Power supply supervisor interconnection with internal reset OFF	. 24
Figure 8.	PDR_ON and NRST control with internal reset OFF	. 25
Figure 9.	Regulator OFF	. 26
Figure 10.	Startup in regulator OFF mode: slow V <sub>DD</sub> slope	
	- power-down reset risen after V <sub>CAP 1</sub> /V <sub>CAP 2</sub> stabilization	. 27
Figure 11.	Startup in regulator OFF mode: fast V <sub>DD</sub> slope	
_	- power-down reset risen before V <sub>CAP_1</sub> /V <sub>CAP_2</sub> stabilization	. 28
Figure 12.	STM32F40x LQFP64 pinout	. 39
Figure 13.	STM32F40x LQFP100 pinout	
Figure 14.	STM32F40x LQFP144 pinout	
Figure 15.	STM32F40x LQFP176 pinout	
Figure 16.	STM32F40x UFBGA176 ballout	
Figure 17.	STM32F40x WLCSP90 ballout	
Figure 18.	STM32F40x memory map	
Figure 19.	Pin loading conditions	
Figure 20.	Pin input voltage	
Figure 21.	Power supply scheme	
Figure 22.	Current consumption measurement scheme	
Figure 23.	External capacitor C <sub>FXT</sub>	
Figure 24.	Typical current consumption versus temperature, Run mode, code with data	
<b>J</b> -	processing running from Flash (ART accelerator ON) or RAM, and peripherals OFF	. 85
Figure 25.	Typical current consumption versus temperature, Run mode, code with data	
	processing running from Flash (ART accelerator ON) or RAM, and peripherals ON	. 85
Figure 26.	Typical current consumption versus temperature, Run mode, code with data	
ga. e =e.	processing running from Flash (ART accelerator OFF) or RAM, and peripherals OFF	86
Figure 27.	Typical current consumption versus temperature, Run mode, code with data	
ga. o	processing running from Flash (ART accelerator OFF) or RAM, and peripherals ON	86
Figure 28.	Typical V <sub>BAT</sub> current consumption (LSE and RTC ON/backup RAM OFF)	
Figure 29.	Typical V <sub>BAT</sub> current consumption (LSE and RTC ON/backup RAM ON)	
Figure 30.	High-speed external clock source AC timing diagram	
Figure 31.	Low-speed external clock source AC timing diagram	
Figure 32.	Typical application with an 8 MHz crystal	
Figure 33.	Typical application with a 32.768 kHz crystal	
Figure 34.	ACC <sub>I SI</sub> versus temperature	
Figure 35.	PLL output clock waveforms in center spread mode	
Figure 36.	PLL output clock waveforms in down spread mode	
Figure 37.	I/O AC characteristics definition	
Figure 38.	Recommended NRST pin protection	
Figure 39.	I <sup>2</sup> C bus AC waveforms and measurement circuit	
90.00.	- 1 - Dao 7 to Mayorollilo ana incaparollion, olloul,	1 1 /



Figure 40.	SPI timing diagram - slave mode and CPHA = 0	
Figure 41.	SPI timing diagram - slave mode and CPHA = 1	
Figure 42.	SPI timing diagram - master mode	
Figure 43.	I2S slave timing diagram (Philips protocol)	
Figure 44.	I2S master timing diagram (Philips protocol) <sup>(1)</sup>	
Figure 45.	USB OTG FS timings: definition of data signal rise and fall time	
Figure 46.	ULPI timing diagram	
Figure 47.	Ethernet SMI timing diagram	
Figure 48.	Ethernet RMII timing diagram	
Figure 49.	Ethernet MII timing diagram	
Figure 50.	ADC accuracy characteristics	131
Figure 51.	Typical connection diagram using the ADC	
Figure 52.	Power supply and reference decoupling (V <sub>REF+</sub> not connected to V <sub>DDA</sub> )	
Figure 53.	Power supply and reference decoupling (V <sub>REF+</sub> connected to V <sub>DDA</sub> )	
Figure 54.	12-bit buffered /non-buffered DAC	
Figure 55.	Asynchronous non-multiplexed SRAM/PSRAM/NOR read waveforms	
Figure 56.	Asynchronous non-multiplexed SRAM/PSRAM/NOR write waveforms	
Figure 57.	Asynchronous multiplexed PSRAM/NOR read waveforms	
Figure 58.	Asynchronous multiplexed PSRAM/NOR write waveforms	
Figure 59.	Synchronous multiplexed NOR/PSRAM read timings	
Figure 60.	Synchronous multiplexed PSRAM write timings	
Figure 61.	Synchronous non-multiplexed NOR/PSRAM read timings	
Figure 62.	Synchronous non-multiplexed PSRAM write timings	
Figure 63.	PC Card/CompactFlash controller waveforms for common memory read access	
Figure 64.	PC Card/CompactFlash controller waveforms for common memory write access	148
Figure 65.	PC Card/CompactFlash controller waveforms for attribute memory read	440
Eiguro 66	access	149
Figure 66.	PC Card/CompactFlash controller waveforms for attribute memory write access	150
Figure 67.	PC Card/CompactFlash controller waveforms for I/O space read access	
Figure 68.	PC Card/CompactFlash controller waveforms for I/O space write access	
Figure 69.	NAND controller waveforms for read access	
Figure 70.	NAND controller waveforms for write access	
Figure 71.	NAND controller waveforms for common memory read access	
Figure 72.	NAND controller waveforms for common memory write access	
Figure 73.	DCMI timing diagram	
Figure 74.	SDIO high-speed mode	
Figure 75.	SD default mode	
Figure 76.	WLCSP90 - 0.400 mm pitch wafer level chip size package outline	
Figure 77.	LQFP64 – 10 x 10 mm 64 pin low-profile quad flat package outline	
Figure 78.	LQFP64 recommended footprint	
Figure 79.	LQFP100, 14 x 14 mm 100-pin low-profile quad flat package outline	
Figure 80.	LQFP100 recommended footprint	
Figure 81.	LQFP144, 20 x 20 mm, 144-pin low-profile quad flat package outline	
Figure 82.	LQFP144 recommended footprint	
Figure 83.	UFBGA176+25 - ultra thin fine pitch ball grid array 10 × 10 × 0.6 mm,	
J	package outline	166
Figure 84.	LQFP176 24 x 24 mm, 176-pin low-profile quad flat package outline	
Figure 85.	LQFP176 recommended footprint	
Figure 86.	USB controller configured as peripheral-only and used	
=	in Full speed mode	171
Figure 87.	USB controller configured as host-only and used in full speed mode	



# List of figures

# STM32F405xx, STM32F407xx

Figure 88. USB controller configured in dual mode and used in full speed mode	172
Figure 89. USB controller configured as peripheral, host, or dual-mode	
and used in high speed mode	173
Figure 90. MII mode using a 25 MHz crystal	174
Figure 91. RMII with a 50 MHz oscillator	174
Figure 92. RMII with a 25 MHz crystal and PHY with PLL	175

# 1 Introduction

This datasheet provides the description of the STM32F405xx and STM32F407xx lines of microcontrollers. For more details on the whole STMicroelectronics STM32<sup>™</sup> family, please refer to Section 2.1: Full compatibility throughout the family.

The STM32F405xx and STM32F407xx datasheet should be read in conjunction with the STM32F4xx reference manual.

The reference and Flash programming manuals are both available from the STMicroelectronics website *www.st.com*.

For information on the Cortex<sup>™</sup>-M4 core, please refer to the Cortex<sup>™</sup>-M4 programming manual (PM0214) available from www.st.com.

# 2 Description

The STM32F405xx and STM32F407xx family is based on the high-performance ARM<sup>®</sup> Cortex™-M4 32-bit RISC core operating at a frequency of up to 168 MHz. The Cortex-M4 core features a Floating point unit (FPU) single precision which supports all ARM single-precision data-processing instructions and data types. It also implements a full set of DSP instructions and a memory protection unit (MPU) which enhances application security. The Cortex-M4 core with FPU will be referred to as Cortex-M4F throughout this document.

The STM32F405xx and STM32F407xx family incorporates high-speed embedded memories (Flash memory up to 1 Mbyte, up to 192 Kbytes of SRAM), up to 4 Kbytes of backup SRAM, and an extensive range of enhanced I/Os and peripherals connected to two APB buses, three AHB buses and a 32-bit multi-AHB bus matrix.

All devices offer three 12-bit ADCs, two DACs, a low-power RTC, twelve general-purpose 16-bit timers including two PWM timers for motor control, two general-purpose 32-bit timers. a true random number generator (RNG). They also feature standard and advanced communication interfaces.

- Up to three I<sup>2</sup>Cs
- Three SPIs, two I<sup>2</sup>Ss full duplex. To achieve audio class accuracy, the I2S peripherals
  can be clocked via a dedicated internal audio PLL or via an external clock to allow
  synchronization.
- Four USARTs plus two UARTs
- An USB OTG full-speed and a USB OTG high-speed with full-speed capability (with the ULPI),
- Two CANs
- An SDIO/MMC interface
- Ethernet and the camera interface available on STM32F407xx devices only.

New advanced peripherals include an SDIO, an enhanced flexible static memory control (FSMC) interface (for devices offered in packages of 100 pins and more), a camera interface for CMOS sensors. Refer to *Table 2: STM32F405xx and STM32F407xx: features and peripheral counts* for the list of peripherals available on each part number.

The STM32F405xx and STM32F407xx family operates in the –40 to +105 °C temperature range from a 1.8 to 3.6 V power supply. The supply voltage can drop to 1.7 V when the device operates in the 0 to 70 °C temperature range using an external power supply supervisor: refer to *Section : Internal reset OFF*. A comprehensive set of power-saving mode allows the design of low-power applications.

The STM32F405xx and STM32F407xx family offers devices in various packages ranging from 64 pins to 176 pins. The set of included peripherals changes with the device chosen.

These features make the STM32F405xx and STM32F407xx microcontroller family suitable for a wide range of applications:

- Motor drive and application control
- Medical equipment
- Industrial applications: PLC, inverters, circuit breakers
- Printers, and scanners
- Alarm systems, video intercom, and HVAC
- Home audio appliances



Figure 5 shows the general block diagram of the device family.

Table 2. STM32F405xx and STM32F407xx: features and peripheral counts

Table 2. 31 M32F403XX and 31 M32F407XX. Teatures and peripheral counts												
Perip	herals	STM32F405RG	STM32F405OG	STM32F405VG	STM32F405ZG	STM32F405OE	STM32	F407Vx	STM32	F407Zx	STM32	F407Ix
Flash memory in Kbytes			10.	24		512	512	1024	512	1024	512	1024
SRAM in	System				192(112+	16+64)						
Kbytes	Backup				4							
FSMC me controller	mory	No				Yes <sup>(1)</sup>						
Ethernet				No					Ye	s		
	General- purpose		10									
Advanced -control					2							
Timers Basic 2												
	IWDG	Yes										
	WWDG				Yes	3						
RTC Yes												
Random r generator		er Yes										

Table 2. STM32F405xx and STM32F407xx: feat	tures and peripheral counts
--	-----------------------------

Peripherals		STM32F405RG	STM32F405OG	STM32F405VG	STM32F405ZG	STM32F405OE	STM32F407Vx	STM32F407Zx	STM32F407Ix			
Communi cation interfaces	SPI / I2S	3/2 (full duplex) <sup>(2)</sup>										
	I <sup>2</sup> C	3										
	USART/ UART	4/2										
	USB OTG FS	Yes										
	USB OTG HS	Yes										
	CAN	2										
	SDIO	Yes										
Camera interface			N	0		Yes						
GPIOs		51	72	82	114	72	82	114	140			
12-bit ADC Number of channels		3										
		16	13	16	24	13	16	24	24			
12-bit DAC Number of channels		Yes 2										
Maximum CPU frequency		168 MHz										
Operating voltage		1.8 to 3.6 V <sup>(3)</sup>										
Operating temperatures		Ambient temperatures: -40 to +85 °C /-40 to +105 °C										
		Junction temperature: -40 to + 125 °C										
Package		LQFP64	WLCSP90	LQFP100	LQFP144	WLCSP90	LQFP100	LQFP144	UFBGA176 LQFP176			

<sup>1.</sup> For the LQFP100 and WLCSP90 packages, only FSMC Bank1 or Bank2 are available. Bank1 can only support a multiplexed NOR/PSRAM memory using the NE1 Chip Select. Bank2 can only support a 16- or 8-bit NAND Flash memory using the NCE2 Chip Select. The interrupt line cannot be used since Port G is not available in this package.

<sup>8.</sup> V<sub>DD</sub>/V<sub>DDA</sub> minimum value of 1.7 V is obtained when the device operates in reduced temperature range, and with the use of an external power supply supervisor (refer to Section: Internal reset OFF).



<sup>2.</sup> The SPI2 and SPI3 interfaces give the flexibility to work in an exclusive way in either the SPI mode or the  $I^2S$  audio mode.

# 2.1 Full compatibility throughout the family

The STM32F405xx and STM32F407xx are part of the STM32F4 family. They are fully pinto-pin, software and feature compatible with the STM32F2xx devices, allowing the user to try different memory densities, peripherals, and performances (FPU, higher frequency) for a greater degree of freedom during the development cycle.

The STM32F405xx and STM32F407xx devices maintain a close compatibility with the whole STM32F10xxx family. All functional pins are pin-to-pin compatible. The STM32F405xx and STM32F407xx, however, are not drop-in replacements for the STM32F10xxx devices: the two families do not have the same power scheme, and so their power pins are different. Nonetheless, transition from the STM32F10xxx to the STM32F40x family remains simple as only a few pins are impacted.

*Figure 4*, *Figure 3*, *Figure 2*, and *Figure 1* give compatible board designs between the STM32F40x, STM32F2xxx, and STM32F10xxx families.




Figure 1. Compatible board design between STM32F10xx/STM32F4xx for LQFP64





Figure 2. Compatible board design STM32F10xx/STM32F2xx/STM32F4xx for LQFP100 package

Figure 3. Compatible board design between STM32F10xx/STM32F2xx/STM32F4xx for LQFP144 package



Signal from external power supply supervisor 171 (PDR\_ON)

Two 0 Ω resistors connected to:

- V<sub>SS</sub>, V<sub>DD</sub> or NC for the STM32F2xx

- V<sub>DD</sub> or signal from external power supply supervisor for the STM32F4xx

Figure 4. Compatible board design between STM32F2xx and STM32F4xx for LQFP176 and BGA176 packages



#### 2.2 Device overview




Figure 5. STM32F40x block diagram

- The timers connected to APB2 are clocked from TIMxCLK up to 168 MHz, while the timers connected to APB1 are clocked from TIMxCLK either up to 84 MHz or 168 MHz, depending on TIMPRE bit configuration in the RCC\_DCKCFGR register.
- 2. The camera interface and ethernet are available only on STM32F407xx devices.

# 2.2.1 ARM<sup>®</sup> Cortex<sup>™</sup>-M4F core with embedded Flash and SRAM

The ARM Cortex-M4F processor is the latest generation of ARM processors for embedded systems. It was developed to provide a low-cost platform that meets the needs of MCU implementation, with a reduced pin count and low-power consumption, while delivering outstanding computational performance and an advanced response to interrupts.

The ARM Cortex-M4F 32-bit RISC processor features exceptional code-efficiency, delivering the high-performance expected from an ARM core in the memory size usually associated with 8- and 16-bit devices.

The processor supports a set of DSP instructions which allow efficient signal processing and complex algorithm execution.

Its single precision FPU (floating point unit) speeds up software development by using metalanguage development tools, while avoiding saturation.

The STM32F405xx and STM32F407xx family is compatible with all ARM tools and software.

Figure 5 shows the general block diagram of the STM32F40x family.

Note: Cortex-M4F is binary compatible with Cortex-M3.

# 2.2.2 Adaptive real-time memory accelerator (ART Accelerator™)

The ART Accelerator™ is a memory accelerator which is optimized for STM32 industry-standard ARM® Cortex™-M4F processors. It balances the inherent performance advantage of the ARM Cortex-M4F over Flash memory technologies, which normally requires the processor to wait for the Flash memory at higher frequencies.

To release the processor full 210 DMIPS performance at this frequency, the accelerator implements an instruction prefetch queue and branch cache, which increases program execution speed from the 128-bit Flash memory. Based on CoreMark benchmark, the performance achieved thanks to the ART accelerator is equivalent to 0 wait state program execution from Flash memory at a CPU frequency up to 168 MHz.

#### 2.2.3 Memory protection unit

The memory protection unit (MPU) is used to manage the CPU accesses to memory to prevent one task to accidentally corrupt the memory or resources used by any other active task. This memory area is organized into up to 8 protected areas that can in turn be divided up into 8 subareas. The protection area sizes are between 32 bytes and the whole 4 gigabytes of addressable memory.

The MPU is especially helpful for applications where some critical or certified code has to be protected against the misbehavior of other tasks. It is usually managed by an RTOS (real-time operating system). If a program accesses a memory location that is prohibited by the MPU, the RTOS can detect it and take action. In an RTOS environment, the kernel can dynamically update the MPU area setting, based on the process to be executed.

The MPU is optional and can be bypassed for applications that do not need it.

#### 2.2.4 Embedded Flash memory

The STM32F40x devices embed a Flash memory of 512 Kbytes or 1 Mbytes available for storing programs and data.



#### 2.2.5 CRC (cyclic redundancy check) calculation unit

The CRC (cyclic redundancy check) calculation unit is used to get a CRC code from a 32-bit data word and a fixed generator polynomial.

Among other applications, CRC-based techniques are used to verify data transmission or storage integrity. In the scope of the EN/IEC 60335-1 standard, they offer a means of verifying the Flash memory integrity. The CRC calculation unit helps compute a software signature during runtime, to be compared with a reference signature generated at link-time and stored at a given memory location.

#### 2.2.6 Embedded SRAM

All STM32F40x products embed:

- Up to 192 Kbytes of system SRAM including 64 Kbytes of CCM (core coupled memory) data RAM
  - RAM memory is accessed (read/write) at CPU clock speed with 0 wait states.
- 4 Kbytes of backup SRAM

This area is accessible only from the CPU. Its content is protected against possible unwanted write accesses, and is retained in Standby or VBAT mode.

#### 2.2.7 Multi-AHB bus matrix

The 32-bit multi-AHB bus matrix interconnects all the masters (CPU, DMAs, Ethernet, USB HS) and the slaves (Flash memory, RAM, FSMC, AHB and APB peripherals) and ensures a seamless and efficient operation even when several high-speed peripherals work simultaneously.




Figure 6. Multi-AHB matrix

# 2.2.8 DMA controller (DMA)

The devices feature two general-purpose dual-port DMAs (DMA1 and DMA2) with 8 streams each. They are able to manage memory-to-memory, peripheral-to-memory and memory-to-peripheral transfers. They feature dedicated FIFOs for APB/AHB peripherals, support burst transfer and are designed to provide the maximum peripheral bandwidth (AHB/APB).

The two DMA controllers support circular buffer management, so that no specific code is needed when the controller reaches the end of the buffer. The two DMA controllers also have a double buffering feature, which automates the use and switching of two memory buffers without requiring any special code.

Each stream is connected to dedicated hardware DMA requests, with support for software trigger on each stream. Configuration is made by software and transfer sizes between source and destination are independent.

The DMA can be used with the main peripherals:

- SPI and I<sup>2</sup>S
- I<sup>2</sup>C
- USART
- General-purpose, basic and advanced-control timers TIMx
- DAC
- SDIO
- Camera interface (DCMI)
- ADC.



#### 2.2.9 Flexible static memory controller (FSMC)

The FSMC is embedded in the STM32F405xx and STM32F407xx family. It has four Chip Select outputs supporting the following modes: PCCard/Compact Flash, SRAM, PSRAM, NOR Flash and NAND Flash.

Functionality overview:

- Write FIFO
- Maximum FSMC CLK frequency for synchronous accesses is 60 MHz.

#### LCD parallel interface

The FSMC can be configured to interface seamlessly with most graphic LCD controllers. It supports the Intel 8080 and Motorola 6800 modes, and is flexible enough to adapt to specific LCD interfaces. This LCD parallel interface capability makes it easy to build cost-effective graphic applications using LCD modules with embedded controllers or high performance solutions using external controllers with dedicated acceleration.

#### 2.2.10 Nested vectored interrupt controller (NVIC)

The STM32F405xx and STM32F407xx embed a nested vectored interrupt controller able to manage 16 priority levels, and handle up to 82 maskable interrupt channels plus the 16 interrupt lines of the Cortex™-M4F.

- Closely coupled NVIC gives low-latency interrupt processing
- Interrupt entry vector table address passed directly to the core
- Allows early processing of interrupts
- Processing of late arriving, higher-priority interrupts
- Support tail chaining
- Processor state automatically saved
- Interrupt entry restored on interrupt exit with no instruction overhead

This hardware block provides flexible interrupt management features with minimum interrupt latency.

#### 2.2.11 External interrupt/event controller (EXTI)

The external interrupt/event controller consists of 23 edge-detector lines used to generate interrupt/event requests. Each line can be independently configured to select the trigger event (rising edge, falling edge, both) and can be masked independently. A pending register maintains the status of the interrupt requests. The EXTI can detect an external line with a pulse width shorter than the Internal APB2 clock period. Up to 140 GPIOs can be connected to the 16 external interrupt lines.

#### 2.2.12 Clocks and startup

On reset the 16 MHz internal RC oscillator is selected as the default CPU clock. The 16 MHz internal RC oscillator is factory-trimmed to offer 1% accuracy over the full temperature range. The application can then select as system clock either the RC oscillator or an external 4-26 MHz clock source. This clock can be monitored for failure. If a failure is detected, the system automatically switches back to the internal RC oscillator and a software interrupt is generated (if enabled). This clock source is input to a PLL thus allowing to increase the frequency up to 168 MHz. Similarly, full interrupt management of the PLL

clock entry is available when necessary (for example if an indirectly used external oscillator fails).

Several prescalers allow the configuration of the three AHB buses, the high-speed APB (APB2) and the low-speed APB (APB1) domains. The maximum frequency of the three AHB buses is 168 MHz while the maximum frequency of the high-speed APB domains is 84 MHz. The maximum allowed frequency of the low-speed APB domain is 42 MHz.

The devices embed a dedicated PLL (PLLI2S) which allows to achieve audio class performance. In this case, the I<sup>2</sup>S master clock can generate all standard sampling frequencies from 8 kHz to 192 kHz.

#### 2.2.13 Boot modes

At startup, boot pins are used to select one out of three boot options:

- Boot from user Flash
- Boot from system memory
- Boot from embedded SRAM

The boot loader is located in system memory. It is used to reprogram the Flash memory by using USART1 (PA9/PA10), USART3 (PC10/PC11 or PB10/PB11), CAN2 (PB5/PB13), USB OTG FS in Device mode (PA11/PA12) through DFU (device firmware upgrade).

#### 2.2.14 Power supply schemes

- V<sub>DD</sub> = 1.8 to 3.6 V: external power supply for I/Os and the internal regulator (when enabled), provided externally through V<sub>DD</sub> pins.
- V<sub>SSA</sub>, V<sub>DDA</sub> = 1.8 to 3.6 V: external analog power supplies for ADC, DAC, Reset blocks, RCs and PLL. V<sub>DDA</sub> and V<sub>SSA</sub> must be connected to V<sub>DD</sub> and V<sub>SS</sub>, respectively.
- V<sub>BAT</sub> = 1.65 to 3.6 V: power supply for RTC, external clock 32 kHz oscillator and backup registers (through power switch) when V<sub>DD</sub> is not present.

Refer to Figure 21: Power supply scheme for more details.

Note:

 $V_{DD}/V_{DDA}$  minimum value of 1.7 V is obtained when the device operates in reduced temperature range, and with the use of an external power supply supervisor (refer to Section : Internal reset OFF).

Refer to Table 2 in order to identify the packages supporting this option.

#### 2.2.15 Power supply supervisor

#### **Internal reset ON**

On packages embedding the PDR\_ON pin, the power supply supervisor is enabled by holding PDR\_ON high. On all other packages, the power supply supervisor is always enabled.

The device has an integrated power-on reset (POR) / power-down reset (PDR) circuitry coupled with a Brownout reset (BOR) circuitry. At power-on, POR/PDR is always active and ensures proper operation starting from 1.8 V. After the 1.8 V POR threshold level is reached, the option byte loading process starts, either to confirm or modify default BOR threshold levels, or to disable BOR permanently. Three BOR thresholds are available through option bytes. The device remains in reset mode when  $V_{\mbox{\scriptsize DD}}$  is below a specified threshold,  $V_{\mbox{\scriptsize POR/PDR}}$  or  $V_{\mbox{\scriptsize BOR}}$ , without the need for an external reset circuit.

The device also features an embedded programmable voltage detector (PVD) that monitors the  $V_{DD}/V_{DDA}$  power supply and compares it to the  $V_{PVD}$  threshold. An interrupt can be generated when  $V_{DD}/V_{DDA}$  drops below the  $V_{PVD}$  threshold and/or when  $V_{DD}/V_{DDA}$  is higher than the V<sub>PVD</sub> threshold. The interrupt service routine can then generate a warning message and/or put the MCU into a safe state. The PVD is enabled by software.

#### Internal reset OFF

This feature is available only on packages featuring the PDR ON pin. The internal power-on reset (POR) / power-down reset (PDR) circuitry is disabled with the PDR\_ON pin.

An external power supply supervisor should monitor  $V_{DD}$  and should maintain the device in reset mode as long as V<sub>DD</sub> is below a specified threshold. PDR\_ON should be connected to this external power supply supervisor. Refer to Figure 7: Power supply supervisor interconnection with internal reset OFF.




Figure 7. Power supply supervisor interconnection with internal reset OFF

1. PDR = 1.7 V for reduce temperature range; PDR = 1.8 V for all temperature range.

The V<sub>DD</sub> specified threshold, below which the device must be maintained under reset, is 1.8 V (see Figure 7). This supply voltage can drop to 1.7 V when the device operates in the 0 to 70 °C temperature range.

A comprehensive set of power-saving mode allows to design low-power applications.

When the internal reset is OFF, the following integrated features are no more supported:

- The integrated power-on reset (POR) / power-down reset (PDR) circuitry is disabled
- The brownout reset (BOR) circuitry is disabled
- The embedded programmable voltage detector (PVD) is disabled
- $V_{BAT}$  functionality is no more available and  $V_{BAT}$  pin should be connected to  $V_{DD}$

All packages, except for the LQFP64 and LQFP100, allow to disable the internal reset through the PDR\_ON signal.




Figure 8. PDR ON and NRST control with internal reset OFF

1. PDR = 1.7 V for reduce temperature range; PDR = 1.8 V for all temperature range.

# 2.2.16 Voltage regulator

The regulator has four operating modes:

- Regulator ON
  - Main regulator mode (MR)
  - Low power regulator (LPR)
  - Power-down
- Regulator OFF

#### **Regulator ON**

On packages embedding the BYPASS\_REG pin, the regulator is enabled by holding BYPASS\_REG low. On all other packages, the regulator is always enabled.

There are three power modes configured by software when regulator is ON:

- MR is used in the nominal regulation mode (With different voltage scaling in Run)
   In Main regulator mode (MR mode), different voltage scaling are provided to reach the best compromise between maximum frequency and dynamic power consumption.
   Refer to Table 14: General operating conditions.
- LPR is used in the Stop modes
  - The LP regulator mode is configured by software when entering Stop mode.
- Power-down is used in Standby mode.

The Power-down mode is activated only when entering in Standby mode. The regulator output is in high impedance and the kernel circuitry is powered down, inducing zero consumption. The contents of the registers and SRAM are lost)

Two external ceramic capacitors should be connected on V<sub>CAP\_1</sub> & V<sub>CAP\_2</sub> pin. Refer to Figure 21: Power supply scheme and Figure 16: VCAP\_1/VCAP\_2 operating conditions.

All packages have regulator ON feature.

#### **Regulator OFF**

This feature is available only on packages featuring the BYPASS\_REG pin. The regulator is disabled by holding BYPASS\_REG high. The regulator OFF mode allows to supply externally a  $V_{12}$  voltage source through  $V_{CAP}$  and  $V_{CAP}$  pins.

Since the internal voltage scaling is not manage internally, the external voltage value must be aligned with the targetted maximum frequency. Refer to *Table 14: General operating conditions*.

The two 2.2  $\mu$ F ceramic capacitors should be replaced by two 100 nF decoupling capacitors.

Refer to Figure 21: Power supply scheme

When the regulator is OFF, there is no more internal monitoring on  $V_{12}$ . An external power supply supervisor should be used to monitor the  $V_{12}$  of the logic power domain. PA0 pin should be used for this purpose, and act as power-on reset on  $V_{12}$  power domain.

In regulator OFF mode the following features are no more supported:

- PA0 cannot be used as a GPIO pin since it allows to reset a part of the V<sub>12</sub> logic power domain which is not reset by the NRST pin.
- As long as PA0 is kept low, the debug mode cannot be used under power-on reset. As a consequence, PA0 and NRST pins must be managed separately if the debug connection under reset or pre-reset is required.

External V<sub>CAP\_1/2</sub> power supply supervisor Ext. reset controller active when V<sub>CAP\_1/2</sub> < Min V<sub>12</sub>

PAO NRST

V<sub>DD</sub>

BYPASS\_REG

V<sub>CAP\_1</sub>

V<sub>CAP\_2</sub>

ai18498V4

Figure 9. Regulator OFF

The following conditions must be respected:

- $\rm V_{DD}$  should always be higher than  $\rm V_{CAP\_1}$  and  $\rm V_{CAP\_2}$  to avoid current injection between power domains.
- If the time for  $V_{CAP\ 1}$  and  $V_{CAP\ 2}$  to reach  $V_{12}$  minimum value is faster than the time for  $V_{DD}$  to reach 1.8 V, then PAO should be kept low to cover both conditions: until  $V_{CAP-1}$ and  $V_{CAP_2}$  reach  $V_{12}$  minimum value and until  $V_{DD}$  reaches 1.8 V (see *Figure 10*).
- Otherwise, if the time for  $V_{CAP\_1}$  and  $V_{CAP\_2}$  to reach  $V_{12}$  minimum value is slower than the time for  $V_{DD}$  to reach  $\overline{1}.8~V$ , then  $\overline{P}A0$  could be asserted low externally (see Figure 11).
- If  $V_{CAP\_1}$  and  $V_{CAP\_2}$  go below  $V_{12}$  minimum value and  $V_{DD}$  is higher than 1.8 V, then a reset must be asserted on PA0 pin.

The minimum value of V<sub>12</sub> depends on the maximum frequency targeted in the application Note: (see Table 14: General operating conditions).




Figure 10. Startup in regulator OFF mode: slow V<sub>DD</sub> slope

- 1. This figure is valid both whatever the internal reset mode (onON or OFFoff).
- 2. PDR = 1.7 V for reduced temperature range; PDR = 1.8 V for all temperature ranges.




Figure 11. Startup in regulator OFF mode: fast  $V_{DD}$  slope - power-down reset risen before  $V_{CAP\ 1}/V_{CAP\ 2}$  stabilization

- 1. This figure is valid both whatever the internal reset mode (onON or offOFF).
- 2. PDR = 1.7 V for a reduced temperature range; PDR = 1.8 V for all temperature ranges.

#### 2.2.17 Regulator ON/OFF and internal reset ON/OFF availability

Internal reset **Regulator ON Regulator OFF** Internal reset ON **OFF** LQFP64 Yes No LQFP100 Yes Nο LQFP144 Yes LQFP176 Yes PDR ON PDR ON set to connected to an Yes Yes WLCSP90  $V_{DD}$ external power BYPASS\_REG set BYPASS REGset UFBGA176 supply supervisor to V<sub>SS</sub> to V<sub>DD</sub>

Table 3. Regulator ON/OFF and internal reset ON/OFF availability

# 2.2.18 Real-time clock (RTC), backup SRAM and backup registers

The backup domain of the STM32F405xx and STM32F407xx includes:

- The real-time clock (RTC)
- 4 Kbytes of backup SRAM
- 20 backup registers

The real-time clock (RTC) is an independent BCD timer/counter. Dedicated registers contain the second, minute, hour (in 12/24 hour), week day, date, month, year, in BCD (binary-coded decimal) format. Correction for 28, 29 (leap year), 30, and 31 day of the month are performed automatically. The RTC provides a programmable alarm and programmable periodic interrupts with wakeup from Stop and Standby modes. The sub-seconds value is also available in binary format.

It is clocked by a 32.768 kHz external crystal, resonator or oscillator, the internal low-power RC oscillator or the high-speed external clock divided by 128. The internal low-speed RC

has a typical frequency of 32 kHz. The RTC can be calibrated using an external 512 Hz output to compensate for any natural quartz deviation.

Two alarm registers are used to generate an alarm at a specific time and calendar fields can be independently masked for alarm comparison. To generate a periodic interrupt, a 16-bit programmable binary auto-reload downcounter with programmable resolution is available and allows automatic wakeup and periodic alarms from every 120 µs to every 36 hours.

A 20-bit prescaler is used for the time base clock. It is by default configured to generate a time base of 1 second from a clock at 32.768 kHz.

The 4-Kbyte backup SRAM is an EEPROM-like memory area. It can be used to store data which need to be retained in  $V_{BAT}$  and standby mode. This memory area is disabled by default to minimize power consumption (see Section 2.2.19: Low-power modes). It can be enabled by software.

The backup registers are 32-bit registers used to store 80 bytes of user application data when  $V_{DD}$  power is not present. Backup registers are not reset by a system, a power reset, or when the device wakes up from the Standby mode (see Section 2.2.19: Low-power modes).

Additional 32-bit registers contain the programmable alarm subseconds, seconds, minutes, hours, day, and date.

Like backup SRAM, the RTC and backup registers are supplied through a switch that is powered either from the  $V_{DD}$  supply when present or from the  $V_{BAT}$  pin.

#### 2.2.19 Low-power modes

The STM32F405xx and STM32F407xx support three low-power modes to achieve the best compromise between low power consumption, short startup time and available wakeup sources:

#### Sleep mode

In Sleep mode, only the CPU is stopped. All peripherals continue to operate and can wake up the CPU when an interrupt/event occurs.

#### Stop mode

The Stop mode achieves the lowest power consumption while retaining the contents of SRAM and registers. All clocks in the  $V_{12}$  domain are stopped, the PLL, the HSI RC and the HSE crystal oscillators are disabled. The voltage regulator can also be put either in normal or in low-power mode.

The device can be woken up from the Stop mode by any of the EXTI line (the EXTI line source can be one of the 16 external lines, the PVD output, the RTC alarm / wakeup / tamper / time stamp events, the USB OTG FS/HS wakeup or the Ethernet wakeup).

#### Standby mode

The Standby mode is used to achieve the lowest power consumption. The internal voltage regulator is switched off so that the entire  $V_{12}$  domain is powered off. The PLL, the HSI RC and the HSE crystal oscillators are also switched off. After entering

Standby mode, the SRAM and register contents are lost except for registers in the backup domain and the backup SRAM when selected.

The device exits the Standby mode when an external reset (NRST pin), an IWDG reset, a rising edge on the WKUP pin, or an RTC alarm / wakeup / tamper /time stamp event occurs.

The standby mode is not supported when the embedded voltage regulator is bypassed and the  $V_{12}$  domain is controlled by an external power.

#### 2.2.20 V<sub>BAT</sub> operation

The  $V_{BAT}$  pin allows to power the device  $V_{BAT}$  domain from an external battery, an external supercapacitor, or from  $V_{DD}$  when no external battery and an external supercapacitor are present.

 $V_{BAT}$  operation is activated when  $V_{DD}$  is not present.

The V<sub>BAT</sub> pin supplies the RTC, the backup registers and the backup SRAM.

Note: When the microcontroller is supplied from  $V_{BAT}$ , external interrupts and RTC alarm/events do not exit it from  $V_{BAT}$  operation.

When PDR\_ON pin is not connected to  $V_{DD}$  (internal reset OFF), the  $V_{BAT}$  functionality is no more available and  $V_{BAT}$  pin should be connected to  $V_{DD}$ .

#### 2.2.21 Timers and watchdogs

The STM32F405xx and STM32F407xx devices include two advanced-control timers, eight general-purpose timers, two basic timers and two watchdog timers.

All timer counters can be frozen in debug mode.

*Table 4* compares the features of the advanced-control, general-purpose and basic timers.

**DMA** Max Max Counter Capture/ **Timer** Counter **Prescaler** request Complementar interface timer Timer resolutio compare factor generatio clock clock type type v output channels (MHz) (MHz) Up, Any integer TIM1, Advanced Down. 84 168 16-bit between 1 Yes 4 Yes -control TIM8 Up/dow and 65536 n

Table 4. Timer feature comparison

**DMA** Max Max Counter Capture/ Counter interface Timer **Prescaler** request Complementar timer Timer resolutio compare generatio clock clock type type factor y output channels n (MHz) (MHz) Up, Any integer TIM2, Down, 32-bit between 1 42 84 Yes 4 No TIM5 Up/dow and 65536 n Up, Any integer TIM3, Down, 16-bit between 1 4 42 84 Yes No TIM4 Up/dow and 65536 n Any integer TIM9 16-bit between 1 2 84 168 Up No Nο General and 65536 purpose **TIM10** Anv integer 16-bit between 1 Nο 1 Nο 84 168 Up TIM11 and 65536 Any integer TIM12 16-bit Up between 1 No 2 No 42 84 and 65536 TIM13 **Any integer** 16-bit Uр between 1 No 1 No 42 84 TIM14 and 65536 **Any integer** TIM6. Basic 16-bit Up between 1 Yes 0 No 42 84 TIM7 and 65536

Table 4. Timer feature comparison (continued)

#### Advanced-control timers (TIM1, TIM8)

The advanced-control timers (TIM1, TIM8) can be seen as three-phase PWM generators multiplexed on 6 channels. They have complementary PWM outputs with programmable inserted dead times. They can also be considered as complete general-purpose timers. Their 4 independent channels can be used for:

- Input capture
- Output compare
- PWM generation (edge- or center-aligned modes)
- One-pulse mode output

If configured as standard 16-bit timers, they have the same features as the general-purpose TIMx timers. If configured as 16-bit PWM generators, they have full modulation capability (0-100%).

The advanced-control timer can work together with the TIMx timers via the Timer Link feature for synchronization or event chaining.

TIM1 and TIM8 support independent DMA request generation.

#### General-purpose timers (TIMx)

There are ten synchronizable general-purpose timers embedded in the STM32F40x devices (see *Table 4* for differences).

#### TIM2, TIM3, TIM4, TIM5

The STM32F40x include 4 full-featured general-purpose timers: TIM2, TIM5, TIM3, and TIM4. The TIM2 and TIM5 timers are based on a 32-bit auto-reload up/downcounter and a 16-bit prescaler. The TIM3 and TIM4 timers are based on a 16-bit auto-reload up/downcounter and a 16-bit prescaler. They all feature 4 independent channels for input capture/output compare, PWM or one-pulse mode output. This gives up to 16 input capture/output compare/PWMs on the largest packages.

The TIM2, TIM3, TIM4, TIM5 general-purpose timers can work together, or with the other general-purpose timers and the advanced-control timers TIM1 and TIM8 via the Timer Link feature for synchronization or event chaining.

Any of these general-purpose timers can be used to generate PWM outputs.

TIM2, TIM3, TIM4, TIM5 all have independent DMA request generation. They are capable of handling quadrature (incremental) encoder signals and the digital outputs from 1 to 4 hall-effect sensors.

#### TIM9, TIM10, TIM11, TIM12, TIM13, and TIM14

These timers are based on a 16-bit auto-reload upcounter and a 16-bit prescaler. TIM10, TIM11, TIM13, and TIM14 feature one independent channel, whereas TIM9 and TIM12 have two independent channels for input capture/output compare, PWM or one-pulse mode output. They can be synchronized with the TIM2, TIM3, TIM4, TIM5 full-featured general-purpose timers. They can also be used as simple time bases.

#### Basic timers TIM6 and TIM7

These timers are mainly used for DAC trigger and waveform generation. They can also be used as a generic 16-bit time base.

TIM6 and TIM7 support independent DMA request generation.

#### Independent watchdog

The independent watchdog is based on a 12-bit downcounter and 8-bit prescaler. It is clocked from an independent 32 kHz internal RC and as it operates independently from the main clock, it can operate in Stop and Standby modes. It can be used either as a watchdog to reset the device when a problem occurs, or as a free-running timer for application timeout management. It is hardware- or software-configurable through the option bytes.

#### Window watchdog

The window watchdog is based on a 7-bit downcounter that can be set as free-running. It can be used as a watchdog to reset the device when a problem occurs. It is clocked from the main clock. It has an early warning interrupt capability and the counter can be frozen in debug mode.

#### SysTick timer

This timer is dedicated to real-time operating systems, but could also be used as a standard downcounter. It features:

- A 24-bit downcounter
- Autoreload capability
- Maskable system interrupt generation when the counter reaches 0
- Programmable clock source.

# 2.2.22 Inter-integrated circuit interface (I<sup>2</sup>C)

Up to three  $I^2C$  bus interfaces can operate in multimaster and slave modes. They can support the Standard-mode (up to 100 kHz) and Fast-mode (up to 400 kHz). They support the 7/10-bit addressing mode and the 7-bit dual addressing mode (as slave). A hardware CRC generation/verification is embedded.

They can be served by DMA and they support SMBus 2.0/PMBus.

### 2.2.23 Universal synchronous/asynchronous receiver transmitters (USART)

The STM32F405xx and STM32F407xx embed four universal synchronous/asynchronous receiver transmitters (USART1, USART2, USART3 and USART6) and two universal asynchronous receiver transmitters (UART4 and UART5).

These six interfaces provide asynchronous communication, IrDA SIR ENDEC support, multiprocessor communication mode, single-wire half-duplex communication mode and have LIN Master/Slave capability. The USART1 and USART6 interfaces are able to communicate at speeds of up to 10.5 Mbit/s. The other available interfaces communicate at up to 5.25 Mbit/s.

USART1, USART2, USART3 and USART6 also provide hardware management of the CTS and RTS signals, Smart Card mode (ISO 7816 compliant) and SPI-like communication capability. All interfaces can be served by the DMA controller.

USART name	Standard features	Modem (RTS/ CTS)	LIN	SPI master	irDA	Smartcard (ISO 7816)	Max. baud rate in Mbit/s (oversampling by 16)	Max. baud rate in Mbit/s (oversampling by 8)	APB mapping
USART1	Х	х	Х	Х	Х	Х	5.25	10.5	APB2 (max. 84 MHz)
USART2	Х	Х	х	Х	х	Х	2.62	5.25	APB1 (max. 42 MHz)
USART3	Х	Х	х	Х	х	Х	2.62	5.25	APB1 (max. 42 MHz)
UART4	Х	-	Х	-	Х	-	2.62	5.25	APB1 (max. 42 MHz)
UART5	Х	-	Х	-	X	-	2.62	5.25	APB1 (max. 42 MHz)
USART6	Х	Х	Х	Х	Х	Х	5.25	10.5	APB2 (max. 84 MHz)

Table 5. USART feature comparison

#### 2.2.24 Serial peripheral interface (SPI)

The STM32F40x feature up to three SPIs in slave and master modes in full-duplex and simplex communication modes. SPI1 can communicate at up to 42 Mbits/s, SPI2 and SPI3 can communicate at up to 21 Mbit/s. The 3-bit prescaler gives 8 master mode frequencies and the frame is configurable to 8 bits or 16 bits. The hardware CRC generation/verification supports basic SD Card/MMC modes. All SPIs can be served by the DMA controller.

The SPI interface can be configured to operate in TI mode for communications in master mode and slave mode.

# 2.2.25 Inter-integrated sound (I<sup>2</sup>S)

Two standard I<sup>2</sup>S interfaces (multiplexed with SPI2 and SPI3) are available. They can be operated in master or slave mode, in full duplex and half-duplex communication modes, and can be configured to operate with a 16-/32-bit resolution as an input or output channel. Audio sampling frequencies from 8 kHz up to 192 kHz are supported. When either or both of the I<sup>2</sup>S interfaces is/are configured in master mode, the master clock can be output to the external DAC/CODEC at 256 times the sampling frequency.

All I<sup>2</sup>Sx can be served by the DMA controller.

# 2.2.26 Audio PLL (PLLI2S)

The devices feature an additional dedicated PLL for audio I<sup>2</sup>S application. It allows to achieve error-free I<sup>2</sup>S sampling clock accuracy without compromising on the CPU performance, while using USB peripherals.

The PLLI2S configuration can be modified to manage an I<sup>2</sup>S sample rate change without disabling the main PLL (PLL) used for CPU, USB and Ethernet interfaces.

The audio PLL can be programmed with very low error to obtain sampling rates ranging from 8 KHz to 192 KHz.

In addition to the audio PLL, a master clock input pin can be used to synchronize the I<sup>2</sup>S flow with an external PLL (or Codec output).

#### 2.2.27 Secure digital input/output interface (SDIO)

An SD/SDIO/MMC host interface is available, that supports MultiMediaCard System Specification Version 4.2 in three different databus modes: 1-bit (default), 4-bit and 8-bit.

The interface allows data transfer at up to 48 MHz, and is compliant with the SD Memory Card Specification Version 2.0.

The SDIO Card Specification Version 2.0 is also supported with two different databus modes: 1-bit (default) and 4-bit.

The current version supports only one SD/SDIO/MMC4.2 card at any one time and a stack of MMC4.1 or previous.

In addition to SD/SDIO/MMC, this interface is fully compliant with the CE-ATA digital protocol Rev1.1.

#### 2.2.28 Ethernet MAC interface with dedicated DMA and IEEE 1588 support

Peripheral available only on the STM32F407xx devices.

The STM32F407xx devices provide an IEEE-802.3-2002-compliant media access controller (MAC) for ethernet LAN communications through an industry-standard medium-independent interface (MII) or a reduced medium-independent interface (RMII). The STM32F407xx requires an external physical interface device (PHY) to connect to the physical LAN bus (twisted-pair, fiber, etc.). the PHY is connected to the STM32F407xx MII port using 17 signals for MII or 9 signals for RMII, and can be clocked using the 25 MHz (MII) from the STM32F407xx.

The STM32F407xx includes the following features:

- Supports 10 and 100 Mbit/s rates
- Dedicated DMA controller allowing high-speed transfers between the dedicated SRAM and the descriptors (see the STM32F40x reference manual for details)
- Tagged MAC frame support (VLAN support)
- Half-duplex (CSMA/CD) and full-duplex operation
- MAC control sublayer (control frames) support
- 32-bit CRC generation and removal
- Several address filtering modes for physical and multicast address (multicast and group addresses)
- 32-bit status code for each transmitted or received frame
- Internal FIFOs to buffer transmit and receive frames. The transmit FIFO and the receive FIFO are both 2 Kbytes.
- Supports hardware PTP (precision time protocol) in accordance with IEEE 1588 2008 (PTP V2) with the time stamp comparator connected to the TIM2 input
- Triggers interrupt when system time becomes greater than target time

#### 2.2.29 Controller area network (bxCAN)

The two CANs are compliant with the 2.0A and B (active) specifications with a bitrate up to 1 Mbit/s. They can receive and transmit standard frames with 11-bit identifiers as well as extended frames with 29-bit identifiers. Each CAN has three transmit mailboxes, two receive FIFOS with 3 stages and 28 shared scalable filter banks (all of them can be used even if one CAN is used). 256 bytes of SRAM are allocated for each CAN.

#### 2.2.30 Universal serial bus on-the-go full-speed (OTG FS)

The STM32F405xx and STM32F407xx embed an USB OTG full-speed device/host/OTG peripheral with integrated transceivers. The USB OTG FS peripheral is compliant with the USB 2.0 specification and with the OTG 1.0 specification. It has software-configurable endpoint setting and supports suspend/resume. The USB OTG full-speed controller requires a dedicated 48 MHz clock that is generated by a PLL connected to the HSE oscillator. The major features are:

- Combined Rx and Tx FIFO size of 320 × 35 bits with dynamic FIFO sizing
- Supports the session request protocol (SRP) and host negotiation protocol (HNP)
- 4 bidirectional endpoints
- 8 host channels with periodic OUT support
- HNP/SNP/IP inside (no need for any external resistor)
- For OTG/Host modes, a power switch is needed in case bus-powered devices are connected

#### 2.2.31 Universal serial bus on-the-go high-speed (OTG HS)

The STM32F405xx and STM32F407xx devices embed a USB OTG high-speed (up to 480 Mb/s) device/host/OTG peripheral. The USB OTG HS supports both full-speed and high-speed operations. It integrates the transceivers for full-speed operation (12 MB/s) and features a UTMI low-pin interface (ULPI) for high-speed operation (480 MB/s). When using the USB OTG HS in HS mode, an external PHY device connected to the ULPI is required.

The USB OTG HS peripheral is compliant with the USB 2.0 specification and with the OTG 1.0 specification. It has software-configurable endpoint setting and supports suspend/resume. The USB OTG full-speed controller requires a dedicated 48 MHz clock that is generated by a PLL connected to the HSE oscillator.

The major features are:

- Combined Rx and Tx FIFO size of 1 Kbit × 35 with dynamic FIFO sizing
- Supports the session request protocol (SRP) and host negotiation protocol (HNP)
- 6 bidirectional endpoints
- 12 host channels with periodic OUT support
- Internal FS OTG PHY support
- External HS or HS OTG operation supporting ULPI in SDR mode. The OTG PHY is connected to the microcontroller ULPI port through 12 signals. It can be clocked using the 60 MHz output.
- Internal USB DMA
- HNP/SNP/IP inside (no need for any external resistor)
- for OTG/Host modes, a power switch is needed in case bus-powered devices are connected

#### 2.2.32 Digital camera interface (DCMI)

The camera interface is *not* available in STM32F405xx devices.

STM32F407xx products embed a camera interface that can connect with camera modules and CMOS sensors through an 8-bit to 14-bit parallel interface, to receive video data. The camera interface can sustain a data transfer rate up to 54 Mbyte/s at 54 MHz. It features:

- Programmable polarity for the input pixel clock and synchronization signals
- Parallel data communication can be 8-, 10-, 12- or 14-bit
- Supports 8-bit progressive video monochrome or raw bayer format, YCbCr 4:2:2 progressive video, RGB 565 progressive video or compressed data (like JPEG)
- Supports continuous mode or snapshot (a single frame) mode
- Capability to automatically crop the image

### 2.2.33 Random number generator (RNG)

All STM32F405xx and STM32F407xx products embed an RNG that delivers 32-bit random numbers generated by an integrated analog circuit.

#### 2.2.34 General-purpose input/outputs (GPIOs)

Each of the GPIO pins can be configured by software as output (push-pull or open-drain, with or without pull-up or pull-down), as input (floating, with or without pull-up or pull-down) or as peripheral alternate function. Most of the GPIO pins are shared with digital or analog alternate functions. All GPIOs are high-current-capable and have speed selection to better manage internal noise, power consumption and electromagnetic emission.

The I/O configuration can be locked if needed by following a specific sequence in order to avoid spurious writing to the I/Os registers.

Fast I/O handling allowing maximum I/O toggling up to 84 MHz.

#### 2.2.35 Analog-to-digital converters (ADCs)

Three 12-bit analog-to-digital converters are embedded and each ADC shares up to 16 external channels, performing conversions in the single-shot or scan mode. In scan mode, automatic conversion is performed on a selected group of analog inputs.

Additional logic functions embedded in the ADC interface allow:

- Simultaneous sample and hold
- Interleaved sample and hold

The ADC can be served by the DMA controller. An analog watchdog feature allows very precise monitoring of the converted voltage of one, some or all selected channels. An interrupt is generated when the converted voltage is outside the programmed thresholds.

To synchronize A/D conversion and timers, the ADCs could be triggered by any of TIM1, TIM2, TIM3, TIM4, TIM5, or TIM8 timer.

#### 2.2.36 Temperature sensor

The temperature sensor has to generate a voltage that varies linearly with temperature. The conversion range is between 1.8 V and 3.6 V. The temperature sensor is internally

connected to the ADC1\_IN16 input channel which is used to convert the sensor output voltage into a digital value.

As the offset of the temperature sensor varies from chip to chip due to process variation, the internal temperature sensor is mainly suitable for applications that detect temperature changes instead of absolute temperatures. If an accurate temperature reading is needed, then an external temperature sensor part should be used.

#### 2.2.37 Digital-to-analog converter (DAC)

The two 12-bit buffered DAC channels can be used to convert two digital signals into two analog voltage signal outputs.

This dual digital Interface supports the following features:

- two DAC converters: one for each output channel
- 8-bit or 12-bit monotonic output
- left or right data alignment in 12-bit mode
- synchronized update capability
- noise-wave generation
- triangular-wave generation
- dual DAC channel independent or simultaneous conversions
- DMA capability for each channel
- external triggers for conversion
- input voltage reference V<sub>REF+</sub>

Eight DAC trigger inputs are used in the device. The DAC channels are triggered through the timer update outputs that are also connected to different DMA streams.

### 2.2.38 Serial wire JTAG debug port (SWJ-DP)

The ARM SWJ-DP interface is embedded, and is a combined JTAG and serial wire debug port that enables either a serial wire debug or a JTAG probe to be connected to the target.

Debug is performed using 2 pins only instead of 5 required by the JTAG (JTAG pins could be re-use as GPIO with alternate function): the JTAG TMS and TCK pins are shared with SWDIO and SWCLK, respectively, and a specific sequence on the TMS pin is used to switch between JTAG-DP and SW-DP.

#### 2.2.39 Embedded Trace Macrocell™

The ARM Embedded Trace Macrocell provides a greater visibility of the instruction and data flow inside the CPU core by streaming compressed data at a very high rate from the STM32F40x through a small number of ETM pins to an external hardware trace port analyser (TPA) device. The TPA is connected to a host computer using USB, Ethernet, or any other high-speed channel. Real-time instruction and data flow activity can be recorded and then formatted for display on the host computer that runs the debugger software. TPA hardware is commercially available from common development tool vendors.

The Embedded Trace Macrocell operates with third party debugger software tools.

ai18493b

# 3 Pinouts and pin description

CDD COAL COAL CARPORT OF THE PART OF THE P VBAT \_ PC13 🗖 2 47 UCAP 2 47 D VCAP 46 D PA13 45 D PA12 44 D PA11 43 D PA10 42 D PA9 PC14 | 3 PH1 ☐ 6 NRST ☐ 7 PA8 PC0 🗆 8 LQFP64 40 PC9 PC1 🗖 9 39 PC8 38 PC7 37 PC6 36 PB15 VDDA | 13 PA0\_WKUP | 14 35 PB14 34 PB13 PA1 15 PA1 U 15
PA2 U 16
17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32

EXAMPLE 19 20 21 22 23 24 25 26 27 28 29 30 31 32

EXAMPLE 19 20 21 22 23 24 25 26 27 28 29 30 31 32

EXAMPLE 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 🗖 PB12

Figure 12. STM32F40x LQFP64 pinout

PE2□ 1 PE3□ 2 PE4□ 3 75 \( \bar{V} \) VDD 74 □ vss 73 UCAP\_2 PE4U 3 PE5U 4 PE6U 5 VBATU 6 PC13 U 7 PC14 U 8 PC15 U 9 72 PA13 71 PA12 70 PA 11 69 PA10 68 | PA9 67 | PA8 VSS [ 10 VDD [ 11 66 PC9 65 □ PC8 64 PC7 63 PC6 62 PD15 LQFP100 61 PD14 60 PD13 59 PD12 58 | PD11 VDD 🗖 19 57 PD10 56 PD9 55 PD8 VSSA☐ 20 VSSAL 20 VREF+C 21 VDDAC 22 PA0 C 23 54 PB15 53 ☐ PB14 PA1 24 PA2 25 52 | PB13 51 PB12 ai18495c

Figure 13. STM32F40x LQFP100 pinout

Figure 14. STM32F40x LQFP144 pinout




Figure 15. STM32F40x LQFP176 pinout




Figure 16. STM32F40x UFBGA176 ballout

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
А	PE3	PE2	PE1	PE0	PB8	PB5	PG14	PG13	PB4	PB3	PD7	PC12	PA15	PA14	PA13
В	PE4	PE5	PE6	PB9	PB7	PB6	PG15	PG12	PG11	PG10	PD6	PD0	PC11	PC10	PA12
С	VBAT	PI7	PI6	PI5	VDD	PDR_ON	VDD	VDD	VDD	PG9	PD5	PD1	PI3	PI2	PA11
D	PC13	PI8	PI9	PI4	VSS	воото	VSS	VSS	VSS	PD4	PD3	PD2	PH15	PI1	PA10
E	PC14	PF0	PI10	PI11		•						PH13	PH14	PI0	PA9
F	PC15	VSS	VDD	PH2		VSS	VSS	VSS	VSS	VSS		VSS	VCAP_2	PC9	PA8
G	PH0	VSS	VDD	PH3		VSS	VSS	VSS	VSS	VSS		VSS	VDD	PC8	PC7
Н	PH1	PF2	PF1	PH4		VSS	VSS	VSS	VSS	VSS		VSS	VDD	PG8	PC6
J	NRST	PF3	PF4	PH5		VSS	VSS	VSS	VSS	VSS		VDD	VDD	PG7	PG6
к	PF7	PF6	PF5	VDD		VSS	VSS	VSS	VSS	VSS		PH12	PG5	PG4	PG3
L	PF10	PF9	PF8	BYPASS_ REG								PH11	PH10	PD15	PG2
М	VSSA	PC0	PC1	PC2	PC3	PB2	PG1	VSS	VSS	VCAP_1	PH6	PH8	PH9	PD14	PD13
N	VREF-	PA1	PA0	PA4	PC4	PF13	PG0	VDD	VDD	VDD	PE13	PH7	PD12	PD11	PD10
Р	VREF+	PA2	PA6	PA5	PC5	PF12	PF15	PE8	PE9	PE11	PE14	PB12	PB13	PD9	PD8
R	VDDA	PA3	PA7	PB1	PB0	PF11	PF14	PE7	PE10	PE12	PE15	PB10	PB11	PB14	PB15

1. This figure shows the package top view.

Figure 17. STM32F40x WLCSP90 ballout

	10	9	8	7	6	5	4	3	2	1
Α	VBAT	PC13	PDR_ON	воото	PB4	PD7	PD4	PC12	PA14	VDD
В	PC14	PC15	VDD	PB7	PB3	PD6	PD2	PA15	PI1	VCAP_2
С	PA0	VSS	PB9	PB6	PD5	PD1	PC11	PI0	PA12	PA11
D	PC2	BYPASS_ REG	PB8	PB5	PD0	PC10	PA13	PA10	PA9	PA8
E	PC0	PC3	VSS	VSS	VDD	VSS	VDD	PC9	PC8	PC7
F	PH0	PH1	PA1	VDD	PE10	PE14	VCAP_1	PC6	PD14	PD15
G	NRST	VDDA	PA5	PB0	PE7	PE13	PE15	PD10	PD12	PD11
Н	VSSA	PA3	PA6	PB1	PE8	PE12	PB10	PD9	PD8	PB15
J	PA2	PA4	PA7	PB2	PE9	PE11	PB11	PB12	PB14	PB13

1. This figure shows the package bump view.

Table 6. Legend/abbreviations used in the pinout table

Name	Abbreviation	Definition						
Pin name		specified in brackets below the pin name, the pin function during and after as the actual pin name						
	S	Supply pin						
Pin type	I	Input only pin						
	I/O	Input / output pin						
	FT	5 V tolerant I/O						
I/O structure	TTa	3.3 V tolerant I/O directly connected to ADC						
i/O structure	В	Dedicated BOOT0 pin						
	RST	Bidirectional reset pin with embedded weak pull-up resistor						
Notes	Unless otherwise	specified by a note, all I/Os are set as floating inputs during and after reset						
Alternate functions	Functions selected through GPIOx_AFR registers							
Additional functions	Functions directly selected/enabled through peripheral registers							

Table 7. STM32F40x pin and ball definitions

	F	Pin r	numb	er						i ball defillitions	
LQFP64	WLCSP90	LQFP100	LQFP144	UFBGA176	LQFP176	Pin name (function after reset) <sup>(1)</sup>	Pin type	I / O structure	Notes	Alternate functions	Additional functions
-	-	1	1	A2	1	PE2	I/O	FT		TRACECLK/ FSMC_A23 / ETH_MII_TXD3 / EVENTOUT	
-	-	2	2	A1	2	PE3	I/O	FT		TRACED0/FSMC_A19 / EVENTOUT	
-	-	3	3	B1	3	PE4	I/O	FT		TRACED1/FSMC_A20 / DCMI_D4/ EVENTOUT	
-	-	4	4	B2	4	PE5	I/O	FT		TRACED2 / FSMC_A21 / TIM9_CH1 / DCMI_D6 / EVENTOUT	
-	1	5	5	В3	5	PE6	I/O	FT		TRACED3 / FSMC_A22 / TIM9_CH2 / DCMI_D7 / EVENTOUT	
1	A10	6	6	C1	6	V <sub>BAT</sub>	S				
-	-	-	-	D2	7	PI8	I/O	FT	(2)( 3)	EVENTOUT	RTC_TAMP1, RTC_TAMP2, RTC_TS
2	A9	7	7	D1	8	PC13	I/O	FT	(2) (3)	EVENTOUT	RTC_OUT, RTC_TAMP1, RTC_TS
3	B10	8	8	E1	9	PC14/OSC32_IN (PC14)	I/O	FT	(2)( 3)	EVENTOUT	OSC32_IN <sup>(4)</sup>
4	В9	9	9	F1	10	PC15/ OSC32_OUT (PC15)	I/O	FT	(2)( 3)	EVENTOUT	OSC32_OUT <sup>(4)</sup>
-	-	-	-	D3	11	PI9	I/O	FT		CAN1_RX / EVENTOUT	
-	-	-	ı	E3	12	PI10	I/O	FT		ETH_MII_RX_ER / EVENTOUT	
-	ı	ı	ı	E4	13	PI11	I/O	FT		OTG_HS_ULPI_DIR / EVENTOUT	
_	-	-	-	F2	14	V <sub>SS</sub>	S				
-	-	-	-	F3	15	$V_{DD}$	S				
-	-	-	10	E2	16	PF0	I/O	FT		FSMC_A0 / I2C2_SDA / EVENTOUT	



Table 7. STM32F40x pin and ball definitions (continued)

	F	Pin r	numb	er						leminions (continued)	
LQFP64	WLCSP90	LQFP100	LQFP144	UFBGA176	LQFP176	Pin name (function after reset) <sup>(1)</sup>	Pin type	I / O structure	Notes	Alternate functions	Additional functions
-	-	-	11	НЗ	17	PF1	I/O	FT		FSMC_A1 / I2C2_SCL / EVENTOUT	
-	-	-	12	H2	18	PF2	I/O	FT		FSMC_A2 / I2C2_SMBA / EVENTOUT	
-	-	-	13	J2	19	PF3	I/O	FT	(4)	FSMC_A3/EVENTOUT	ADC3_IN9
-	-	-	14	J3	20	PF4	I/O	FT	(4)	FSMC_A4/EVENTOUT	ADC3_IN14
-	-	-	15	K3	21	PF5	I/O	FT	(4)	FSMC_A5/EVENTOUT	ADC3_IN15
-	С9	10	16	G2	22	V <sub>SS</sub>	S				
-	В8	11	17	G3	23	$V_{DD}$	S				
-	-	-	18	K2	24	PF6	I/O	FT	(4)	TIM10_CH1 / FSMC_NIORD/ EVENTOUT	ADC3_IN4
-	-	-	19	K1	25	PF7	I/O	FT	(4)	TIM11_CH1/FSMC_NREG / EVENTOUT	ADC3_IN5
-	-	1	20	L3	26	PF8	I/O	FT	(4)	TIM13_CH1 / FSMC_NIOWR/ EVENTOUT	ADC3_IN6
-	-	-	21	L2	27	PF9	I/O	FT	(4)	TIM14_CH1 / FSMC_CD/ EVENTOUT	ADC3_IN7
-	-	-	22	L1	28	PF10	I/O	FT	(4)	FSMC_INTR/ EVENTOUT	ADC3_IN8
5	F10	12	23	G1	29	PH0/OSC_IN (PH0)	I/O	FT		EVENTOUT	OSC_IN <sup>(4)</sup>
6	F9	13	24	H1	30	PH1/OSC_OUT (PH1)	I/O	FT		EVENTOUT	OSC_OUT <sup>(4)</sup>
7	G10	14	25	J1	31	NRST	I/O	RS T			
8	E10	15	26	M2	32	PC0	I/O	FT	(4)	OTG_HS_ULPI_STP/ EVENTOUT	ADC123_IN10
9	-	16	27	МЗ	33	PC1	I/O	FT	(4)	ETH_MDC/ EVENTOUT	ADC123_IN11
10	D10	17	28	M4	34	PC2	I/O	FT	(4)	SPI2_MISO / OTG_HS_ULPI_DIR / ETH_MII_TXD2 /I2S2ext_SD/ EVENTOUT	ADC123_IN12

Table 7. STM32F40x pin and ball definitions (continued)

	F	Pin r	numb	er							
LQFP64	WLCSP90	LQFP100	LQFP144	UFBGA176	LQFP176	Pin name (function after reset) <sup>(1)</sup>	Pin type	I / O structure	Notes	Alternate functions	Additional functions
11	E9	18	29	M5	35	PC3	I/O	FT	(4)	SPI2_MOSI / I2S2_SD / OTG_HS_ULPI_NXT / ETH_MII_TX_CLK/ EVENTOUT	ADC123_IN13
-	-	19	30	G3	36	$V_{DD}$	S				
12	H10	20	31	M1	37	$V_{SSA}$	S				
-	-	-	-	N1	-	$V_{REF-}$	S				
_	-	21	32	P1	38	V <sub>REF+</sub>	S				
13	G9	22	33	R1	39	$V_{DDA}$	S				
14	C10	23	34	N3	40	PA0/WKUP (PA0)	I/O	FT	(5)	USART2_CTS/ UART4_TX/ ETH_MII_CRS / TIM2_CH1_ETR/ TIM5_CH1 / TIM8_ETR/ EVENTOUT	ADC123_IN0/WKUP <sup>(4</sup>
15	F8	24	35	N2	41	PA1	I/O	FT	(4)	USART2_RTS / UART4_RX/ ETH_RMII_REF_CLK / ETH_MII_RX_CLK / TIM5_CH2 / TIM2_CH2/ EVENTOUT	ADC123_IN1
16	J10	25	36	P2	42	PA2	I/O	FT	(4)	USART2_TX/TIM5_CH3 / TIM9_CH1 / TIM2_CH3 / ETH_MDIO/ EVENTOUT	ADC123_IN2
-	-	-	-	F4	43	PH2	I/O	FT		ETH_MII_CRS/EVENTOU T	
-	-	-	-	G4	44	PH3	I/O	FT		ETH_MII_COL/EVENTOU T	
-	-	-	-	H4	45	PH4	I/O	FT		I2C2_SCL / OTG_HS_ULPI_NXT/ EVENTOUT	
-	-	-	-	J4	46	PH5	I/O	FT		I2C2_SDA/ EVENTOUT	

Table 7. STM32F40x pin and ball definitions (continued)

	ı	Pin r	numb	er						deminitions (continued)	
LQFP64	WLCSP90	LQFP100	LQFP144	UFBGA176	LQFP176	Pin name (function after reset) <sup>(1)</sup>	Pin type	I / O structure	Notes	Alternate functions	Additional functions
17	H9	26	37	R2	47	PA3	I/O	FT	(4)	USART2_RX/TIM5_CH4/ TIM9_CH2/TIM2_CH4/ OTG_HS_ULPI_D0/ ETH_MII_COL/ EVENTOUT	ADC123_IN3
18	E5	27	38	-	-	V <sub>SS</sub>	S				
	D9			L4	48	BYPASS_REG	ı	FT			
19	E4	28	39	K4	49	$V_{DD}$	S				
20	J9	29	40	N4	50	PA4	I/O	TTa	(4)	SPI1_NSS / SPI3_NSS / USART2_CK / DCMI_HSYNC / OTG_HS_SOF/I2S3_WS/ EVENTOUT	ADC12_IN4 /DAC_OUT1
21	G8	30	41	P4	51	PA5	I/O	ТТа	(4)	SPI1_SCK/ OTG_HS_ULPI_CK / TIM2_CH1_ETR/ TIM8_CH1N/ EVENTOUT	ADC12_IN5/DAC_OU T2
22	H8	31	42	P3	52	PA6	I/O	FT	(4)	SPI1_MISO / TIM8_BKIN/TIM13_CH1 / DCMI_PIXCLK / TIM3_CH1 / TIM1_BKIN/ EVENTOUT	ADC12_IN6
23	J8	32	43	R3	53	PA7	I/O	FT	(4)	SPI1_MOSI/ TIM8_CH1N / TIM14_CH1/TIM3_CH2/ ETH_MII_RX_DV / TIM1_CH1N / ETH_RMII_CRS_DV/ EVENTOUT	ADC12_IN7
24	-	33	44	N5	54	PC4	I/O	FT	(4)	ETH_RMII_RX_D0 / ETH_MII_RX_D0/ EVENTOUT	ADC12_IN14
25	-	34	45	P5	55	PC5	I/O	FT	(4)	ETH_RMII_RX_D1 / ETH_MII_RX_D1/ EVENTOUT	ADC12_IN15
26	G7	35	46	R5	56	PB0	I/O	FT	(4)	TIM3_CH3 / TIM8_CH2N/ OTG_HS_ULPI_D1/ ETH_MII_RXD2 / TIM1_CH2N/ EVENTOUT	ADC12_IN8

Table 7. STM32F40x pin and ball definitions (continued)

	ı	Pin r	numb	er						(30111111111111111111111111111111111111	
LQFP64	WLCSP90	LQFP100	LQFP144	UFBGA176	LQFP176	Pin name (function after reset) <sup>(1)</sup>	Pin type	I / O structure	Notes	Alternate functions	Additional functions
27	H7	36	47	R4	57	PB1	I/O	FT	(4)	TIM3_CH4 / TIM8_CH3N/ OTG_HS_ULPI_D2/ ETH_MII_RXD3 / TIM1_CH3N/ EVENTOUT	ADC12_IN9
28	J7	37	48	M6	58	PB2/BOOT1 (PB2)	I/O	FT		EVENTOUT	
-	-	-	49	R6	59	PF11	I/O	FT		DCMI_D12/ EVENTOUT	
-	-	-	50	P6	60	PF12	I/O	FT		FSMC_A6/ EVENTOUT	
-	-	-	51	M8	61	$V_{SS}$	S				
-	-	-	52	N8	62	$V_{DD}$	S				
-	-	-	53	N6	63	PF13	I/O	FT		FSMC_A7/ EVENTOUT	
-	-	-	54	R7	64	PF14	I/O	FT		FSMC_A8/ EVENTOUT	
-	-	-	55	P7	65	PF15	I/O	FT		FSMC_A9/ EVENTOUT	
-	-	-	56	N7	66	PG0	I/O	FT		FSMC_A10/ EVENTOUT	
-	-	-	57	M7	67	PG1	I/O	FT		FSMC_A11/ EVENTOUT	
-	G6	38	58	R8	68	PE7	I/O	FT		FSMC_D4/TIM1_ETR/ EVENTOUT	
-	H6	39	59	P8	69	PE8	I/O	FT		FSMC_D5/ TIM1_CH1N/ EVENTOUT	
-	J6	40	60	P9	70	PE9	I/O	FT		FSMC_D6/TIM1_CH1/ EVENTOUT	
-	-	-	61	M9	71	$V_{SS}$	S				
_	-	-	62	N9	72	$V_{DD}$	S				
-	F6	41	63	R9	73	PE10	I/O	FT		FSMC_D7/TIM1_CH2N/ EVENTOUT	
-	J5	42	64	P10	74	PE11	I/O	FT		FSMC_D8/TIM1_CH2/ EVENTOUT	
-	H5	43	65	R10	75	PE12	I/O	FT		FSMC_D9/TIM1_CH3N/ EVENTOUT	
-	G5	44	66	N11	76	PE13	I/O	FT		FSMC_D10/TIM1_CH3/ EVENTOUT	



Table 7. STM32F40x pin and ball definitions (continued)

	ı	Pin r	numb	er						leminons (continued)	
LQFP64	WLCSP90	LQFP100	LQFP144	UFBGA176	LQFP176	Pin name (function after reset) <sup>(1)</sup>	Pin type	I / O structure	Notes	Alternate functions	Additional functions
-	F5	45	67	P11	77	PE14	I/O	FT		FSMC_D11/TIM1_CH4/ EVENTOUT	
-	G4	46	68	R11	78	PE15	I/O	FT		FSMC_D12/TIM1_BKIN/ EVENTOUT	
29	H4	47	69	R12	79	PB10	I/O	FT		SPI2_SCK / I2S2_CK / I2C2_SCL/ USART3_TX / OTG_HS_ULPI_D3 / ETH_MII_RX_ER / TIM2_CH3/ EVENTOUT	
30	J4	48	70	R13	80	PB11	I/O	FT		I2C2_SDA/USART3_RX/ OTG_HS_ULPI_D4 / ETH_RMII_TX_EN/ ETH_MII_TX_EN / TIM2_CH4/ EVENTOUT	
31	F4	49	71	M10	81	V <sub>CAP_1</sub>	S				
32	-	50	72	N10	82	$V_{DD}$	S				
-	-	-	ı	M11	83	PH6	I/O	FT		I2C2_SMBA/TIM12_CH1 /ETH_MII_RXD2/ EVENTOUT	
-	-	-	-	N12	84	PH7	I/O	FT		I2C3_SCL / ETH_MII_RXD3/ EVENTOUT	
-	-	-	-	M12	85	PH8	I/O	FT		I2C3_SDA / DCMI_HSYNC/ EVENTOUT	
-	-	-	-	M13	86	PH9	I/O	FT		I2C3_SMBA / TIM12_CH2/ DCMI_D0/ EVENTOUT	
-	-	-	1	L13	87	PH10	I/O	FT		TIM5_CH1 / DCMI_D1/ EVENTOUT	
-	-	-	ı	L12	88	PH11	I/O	FT		TIM5_CH2 / DCMI_D2/ EVENTOUT	
-	-	-	ı	K12	89	PH12	I/O	FT		TIM5_CH3 / DCMI_D3/ EVENTOUT	
-	-	-	ı	H12	90	V <sub>SS</sub>	S				
_	-	-	-	J12	91	$V_{DD}$	S				

Table 7. STM32F40x pin and ball definitions (continued)

	ı	Pin r	numb	er						,	
LQFP64	WLCSP90	LQFP100	LQFP144	UFBGA176	LQFP176	Pin name (function after reset) <sup>(1)</sup>	Pin type	I / O structure	Notes	Alternate functions	Additional functions
33	J3	51	73	P12	92	PB12	I/O	FT		SPI2_NSS / I2S2_WS / I2C2_SMBA/ USART3_CK/ TIM1_BKIN / CAN2_RX / OTG_HS_ULPI_D5/ ETH_RMII_TXD0 / ETH_MII_TXD0/ OTG_HS_ID/ EVENTOUT	
34	J1	52	74	P13	93	PB13	I/O	FT		SPI2_SCK / I2S2_CK / USART3_CTS/ TIM1_CH1N /CAN2_TX / OTG_HS_ULPI_D6 / ETH_RMII_TXD1 / ETH_MII_TXD1/ EVENTOUT	OTG_HS_VBUS
35	J2	53	75	R14	94	PB14	I/O	FT		SPI2_MISO/ TIM1_CH2N / TIM12_CH1 / OTG_HS_DM/ USART3_RTS / TIM8_CH2N/I2S2ext_SD/ EVENTOUT	
36	H1	54	76	R15	95	PB15	I/O	FT		SPI2_MOSI / I2S2_SD/ TIM1_CH3N / TIM8_CH3N / TIM12_CH2 / OTG_HS_DP/ EVENTOUT	RTC_REFIN
-	H2	55	77	P15	96	PD8	I/O	FT		FSMC_D13 / USART3_TX/ EVENTOUT	
-	НЗ	56	78	P14	97	PD9	I/O	FT		FSMC_D14 / USART3_RX/ EVENTOUT	
-	G3	57	79	N15	98	PD10	I/O	FT		FSMC_D15 / USART3_CK/ EVENTOUT	
-	G1	58	80	N14	99	PD11	I/O	FT		FSMC_CLE / FSMC_A16/USART3_CT S/ EVENTOUT	
-	G2	59	81	N13	100	PD12	I/O	FT		FSMC_ALE/ FSMC_A17/TIM4_CH1 / USART3_RTS/ EVENTOUT	



Table 7. STM32F40x pin and ball definitions (continued)

	I	Pin r	numb	er						leminions (continued)	
LQFP64	WLCSP90	LQFP100	LQFP144	UFBGA176	LQFP176	Pin name (function after reset) <sup>(1)</sup>	Pin type	I / O structure	Notes	Alternate functions	Additional functions
-	-	60	82	M15	101	PD13	I/O	FT		FSMC_A18/TIM4_CH2/ EVENTOUT	
-	-	-	83	-	102	V <sub>SS</sub>	S				
-	-	-	84	J13	103	$V_{DD}$	S				
-	F2	61	85	M14	104	PD14	I/O	FT		FSMC_D0/TIM4_CH3/ EVENTOUT/ EVENTOUT	
-	F1	62	86	L14	105	PD15	I/O	FT		FSMC_D1/TIM4_CH4/ EVENTOUT	
-	-	-	87	L15	106	PG2	I/O	FT		FSMC_A12/ EVENTOUT	
-	-	-	88	K15	107	PG3	I/O	FT		FSMC_A13/ EVENTOUT	
-	-	-	89	K14	108	PG4	I/O	FT		FSMC_A14/ EVENTOUT	
-	-	1	90	K13	109	PG5	I/O	FT		FSMC_A15/ EVENTOUT	
-	ı	-	91	J15	110	PG6	I/O	FT		FSMC_INT2/ EVENTOUT	
-	1	1	92	J14	111	PG7	I/O	FT		FSMC_INT3 /USART6_CK/ EVENTOUT	
-	-	1	93	H14	112	PG8	I/O	FT		USART6_RTS / ETH_PPS_OUT/ EVENTOUT	
-	1	-	94	G12	113	$V_{SS}$	S				
-	1	-	95	H13	114	$V_{DD}$	S				
37	F3	63	96	H15	115	PC6	I/O	FT		I2S2_MCK / TIM8_CH1/SDIO_D6 / USART6_TX / DCMI_D0/TIM3_CH1/ EVENTOUT	
38	E1	64	97	G15	116	PC7	I/O	FT		I2S3_MCK / TIM8_CH2/SDIO_D7 / USART6_RX / DCMI_D1/TIM3_CH2/ EVENTOUT	
39	E2	65	98	G14	117	PC8	I/O	FT		TIM8_CH3/SDIO_D0 /TIM3_CH3/ USART6_CK / DCMI_D2/ EVENTOUT	

Table 7. STM32F40x pin and ball definitions (continued)

	ı	Pin r	numb	er						ommuono (oommuou)	
LQFP64	WLCSP90	LQFP100	LQFP144	UFBGA176	LQFP176	Pin name (function after reset) <sup>(1)</sup>	Pin type	I / O structure	Notes	Alternate functions	Additional functions
40	E3	66	99	F14	118	PC9	I/O	FT		I2S_CKIN/ MCO2 / TIM8_CH4/SDIO_D1 / /I2C3_SDA / DCMI_D3 / TIM3_CH4/ EVENTOUT	
41	D1	67	100	F15	119	PA8	I/O	FT		MCO1 / USART1_CK/ TIM1_CH1/ I2C3_SCL/ OTG_FS_SOF/ EVENTOUT	
42	D2	68	101	E15	120	PA9	I/O	FT		USART1_TX/TIM1_CH2/ I2C3_SMBA / DCMI_D0/ EVENTOUT	OTG_FS_VBUS
43	D3	69	102	D15	121	PA10	I/O	FT		USART1_RX/TIM1_CH3/ OTG_FS_ID/DCMI_D1/ EVENTOUT	
44	C1	70	103	C15	122	PA11	I/O	FT		USART1_CTS/CAN1_RX /TIM1_CH4/ OTG_FS_DM/ EVENTOUT	
45	C2	71	104	B15	123	PA12	I/O	FT		USART1_RTS / CAN1_TX/ TIM1_ETR/ OTG_FS_DP/ EVENTOUT	
46	D4	72	105	A15	124	PA13 (JTMS-SWDIO)	I/O	FT		JTMS-SWDIO/ EVENTOUT	
47	B1	73	106	F13	125	V <sub>CAP_2</sub>	S				
-	E7	74	107		126	$V_{SS}$	S				
48	E6	75	108	G13	127	$V_{DD}$	S				
_	-	-	-	E12	128	PH13	I/O	FT		TIM8_CH1N / CAN1_TX/ EVENTOUT	
-	-	-	-	E13	129	PH14	I/O	FT		TIM8_CH2N / DCMI_D4/ EVENTOUT	
-	-	-	-	D13	130	PH15	I/O	FT		TIM8_CH3N / DCMI_D11/ EVENTOUT	
-	C3	-	-	E14	131	PI0	I/O	FT		TIM5_CH4 / SPI2_NSS / I2S2_WS / DCMI_D13/ EVENTOUT	



Table 7. STM32F40x pin and ball definitions (continued)

	F	Pin r	numb	er						letinitions (continued)	
LQFP64	WLCSP90	LQFP100	LQFP144	UFBGA176	LQFP176	Pin name (function after reset) <sup>(1)</sup>	Pin type	I / O structure	Notes	Alternate functions	Additional functions
-	B2	-	-	D14	132	PI1	I/O	FT		SPI2_SCK / I2S2_CK / DCMI_D8/ EVENTOUT	
-	-	-	ı	C14	133	PI2	I/O	FT		TIM8_CH4 /SPI2_MISO / DCMI_D9 / I2S2ext_SD/ EVENTOUT	
-	-	1	ı	C13	134	PI3	I/O	FT		TIM8_ETR / SPI2_MOSI / I2S2_SD / DCMI_D10/ EVENTOUT	
-	-	-	-	D9	135	$V_{SS}$	S				
-	-	-	-	C9	136	$V_{DD}$	S				
49	A2	76	109	A14	137	PA14 (JTCK/SWCLK)	I/O	FT		JTCK-SWCLK/ EVENTOUT	
50	В3	77	110	A13	138	PA15 (JTDI)	I/O	FT		JTDI/ SPI3_NSS/ I2S3_WS/TIM2_CH1_ET R / SPI1_NSS / EVENTOUT	
51	D5	78	111	B14	139	PC10	I/O	FT		SPI3_SCK / I2S3_CK/ UART4_TX/SDIO_D2 / DCMI_D8 / USART3_TX/ EVENTOUT	
52	C4	79	112	B13	140	PC11	I/O	FT		UART4_RX/SPI3_MISO / SDIO_D3 / DCMI_D4/USART3_RX / I2S3ext_SD/ EVENTOUT	
53	А3	80	113	A12	141	PC12	I/O	FT		UART5_TX/SDIO_CK / DCMI_D9 / SPI3_MOSI /I2S3_SD / USART3_CK/ EVENTOUT	
-	D6	81	114	B12	142	PD0	I/O	FT		FSMC_D2/CAN1_RX/ EVENTOUT	
-	C5	82	115	C12	143	PD1	I/O	FT		FSMC_D3 / CAN1_TX/ EVENTOUT	
54	B4	83	116	D12	144	PD2	I/O	FT		TIM3_ETR/UART5_RX/ SDIO_CMD / DCMI_D11/ EVENTOUT	

Table 7. STM32F40x pin and ball definitions (continued)

	ı	Pin r	numb	er		71					
LQFP64	WLCSP90	LQFP100	LQFP144	UFBGA176	LQFP176	Pin name (function after reset) <sup>(1)</sup>	Pin type	I / O structure	Notes	Alternate functions	Additional functions
-	-	84	117	D11	145	PD3	I/O	FT		FSMC_CLK/ USART2_CTS/ EVENTOUT	
-	A4	85	118	D10	146	PD4	I/O	FT		FSMC_NOE/ USART2_RTS/ EVENTOUT	
-	C6	86	119	C11	147	PD5	I/O	FT		FSMC_NWE/USART2_TX / EVENTOUT	
-	-	-	120	D8	148	$V_{SS}$	S				
-	-	-	121	C8	149	$V_{DD}$	S				
-	B5	87	122	B11	150	PD6	I/O	FT		FSMC_NWAIT/ USART2_RX/ EVENTOUT	
-	A5	88	123	A11	151	PD7	I/O	FT		USART2_CK/FSMC_NE1/ FSMC_NCE2/ EVENTOUT	
-	-	-	124	C10	152	PG9	I/O	FT		USART6_RX / FSMC_NE2/FSMC_NCE3 / EVENTOUT	
-	-	-	125	B10	153	PG10	I/O	FT		FSMC_NCE4_1/ FSMC_NE3/ EVENTOUT	
-	-	-	126	В9	154	PG11	I/O	FT		FSMC_NCE4_2 / ETH_MII_TX_EN/ ETH _RMII_TX_EN/ EVENTOUT	
-	-	-	127	В8	155	PG12	I/O	FT		FSMC_NE4 / USART6_RTS/ EVENTOUT	
-	-	-	128	A8	156	PG13	I/O	FT		FSMC_A24 / USART6_CTS /ETH_MII_TXD0/ ETH_RMII_TXD0/ EVENTOUT	
-	-	-	129	A7	157	PG14	I/O	FT		FSMC_A25 / USART6_TX /ETH_MII_TXD1/ ETH_RMII_TXD1/ EVENTOUT	



Table 7. STM32F40x pin and ball definitions (continued)

	ı	Pin r	numb	er						definitions (continued)	
LQFP64	WLCSP90	LQFP100	LQFP144	UFBGA176	LQFP176	Pin name (function after reset) <sup>(1)</sup>	Pin type	I / O structure	Notes	Alternate functions	Additional functions
-	E8	-	130	D7	158	$V_{SS}$	S				
-	F7	-	131	C7	159	$V_{DD}$	S				
-	1	-	132	В7	160	PG15	I/O	FT		USART6_CTS / DCMI_D13/ EVENTOUT	
55	В6	89	133	A10	161	PB3 (JTDO/ TRACESWO)	I/O	FT		JTDO/ TRACESWO/ SPI3_SCK / I2S3_CK / TIM2_CH2 / SPI1_SCK/ EVENTOUT	
56	A6	90	134	A9	162	PB4 (NJTRST)	I/O	FT		NJTRST/ SPI3_MISO / TIM3_CH1 / SPI1_MISO / I2S3ext_SD/ EVENTOUT	
57	D7	91	135	A6	163	PB5	I/O	FT		I2C1_SMBA/ CAN2_RX / OTG_HS_ULPI_D7 / ETH_PPS_OUT/TIM3_CH 2 / SPI1_MOSI/ SPI3_MOSI / DCMI_D10 / I2S3_SD/ EVENTOUT	
58	C7	92	136	В6	164	PB6	I/O	FT		I2C1_SCL/ TIM4_CH1 / CAN2_TX / DCMI_D5/USART1_TX/ EVENTOUT	
59	В7	93	137	B5	165	PB7	I/O	FT		I2C1_SDA / FSMC_NL / DCMI_VSYNC / USART1_RX/ TIM4_CH2/ EVENTOUT	
60	A7	94	138	D6	166	ВООТ0	I	В			V <sub>PP</sub>
61	D8	95	139	A5	167	PB8	I/O	FT		TIM4_CH3/SDIO_D4/ TIM10_CH1 / DCMI_D6 / ETH_MII_TXD3 / I2C1_SCL/ CAN1_RX/ EVENTOUT	
62	C8	96	140	B4	168	PB9	I/O	FT		SPI2_NSS/ I2S2_WS / TIM4_CH4/ TIM11_CH1/ SDIO_D5 / DCMI_D7 / I2C1_SDA / CAN1_TX/ EVENTOUT	

Pin number I / O structure Pin type Pin name JFBGA176 Notes **MLCSP90** LQFP176 LQFP100 LQFP144 LQFP64 (function after **Alternate functions Additional functions** reset)(1) TIM4 ETR/FSMC NBL0 97 141 A4 169 PE0 I/O FT / DCMI D2/ EVENTOUT FSMC NBL1 / DCMI D3/ 98 142 **A3** 170 PE1 I/O FT **EVENTOUT** 63 99 D5  $V_{\text{SS}}$ S \_ \_ \_ Α8 143 171 PDR ON FT C6 1 10 S 64 Α1 144 C5 172  $V_{DD}$ 0 TIM8\_BKIN / DCMI\_D5/ D4 173 PI4 I/O FT **EVENTOUT** TIM8\_CH1/ 174 PI5 I/O FT DCMI\_VSYNC/ C4 **EVENTOUT** TIM8 CH2 / DCMI D6/ C3 175 PI6 I/O FT **EVENTOUT** TIM8 CH3 / DCMI D7/ C2 176 PI7 I/O FT **EVENTOUT** 

Table 7. STM32F40x pin and ball definitions (continued)

- 1. Function availability depends on the chosen device.
- PC13, PC14, PC15 and PI8 are supplied through the power switch. Since the switch only sinks a limited amount of current (3 mA), the use of GPIOs PC13 to PC15 and PI8 in output mode is limited:

   The speed should not exceed 2 MHz with a maximum load of 30 pF.

  - These I/Os must not be used as a current source (e.g. to drive an LED).
- 3. Main function after the first backup domain power-up. Later on, it depends on the contents of the RTC registers even after reset (because these registers are not reset by the main reset). For details on how to manage these I/Os, refer to the RTC register description sections in the STM32F4xx reference manual, available from the STMicroelectronics website: www.st.com.
- 4. FT = 5 V tolerant except when in analog mode or oscillator mode (for PC14, PC15, PH0 and PH1).
- If the device is delivered in an UFBGA176 or WLCSP90 and the BYPASS REG pin is set to VDD (Regulator off/internal reset ON mode), then PA0 is used as an internal Reset (active low).

Table 8. FSMC pin definition

			FSMC		WI CEROO
Pins <sup>(1)</sup>	CF	NOR/PSRAM/ SRAM	NOR/PSRAM Mux	LQFP100 <sup>(2)</sup>	WLCSP90 (2)
PE2		A23	A23	Yes	
PE3		A19	A19	Yes	



Table 8. FSMC pin definition (continued)

			FSMC pin definition			
Pins <sup>(1)</sup>	CF	NOR/PSRAM/ SRAM	NOR/PSRAM Mux	NAND 16 bit	LQFP100 <sup>(2)</sup>	WLCSP90 (2)
PE4		A20	A20		Yes	
PE5		A21	A21		Yes	
PE6		A22	A22		Yes	
PF0	A0	A0			-	-
PF1	A1	A1			-	-
PF2	A2	A2			-	-
PF3	A3	A3			-	-
PF4	A4	A4			-	-
PF5	A5	A5			-	-
PF6	NIORD				-	-
PF7	NREG				-	-
PF8	NIOWR				-	-
PF9	CD				-	-
PF10	INTR				-	-
PF12	A6	A6			-	-
PF13	A7	A7			-	-
PF14	A8	A8			-	-
PF15	A9	A9			-	-
PG0	A10	A10			-	-
PG1		A11			-	-
PE7	D4	D4	DA4	D4	Yes	Yes
PE8	D5	D5	DA5	D5	Yes	Yes
PE9	D6	D6	DA6	D6	Yes	Yes
PE10	D7	D7	DA7	D7	Yes	Yes
PE11	D8	D8	DA8	D8	Yes	Yes
PE12	D9	D9	DA9	D9	Yes	Yes
PE13	D10	D10	DA10	D10	Yes	Yes
PE14	D11	D11	DA11	D11	Yes	Yes
PE15	D12	D12	DA12	D12	Yes	Yes
PD8	D13	D13	DA13	D13	Yes	Yes
PD9	D14	D14	DA14	D14	Yes	Yes
PD10	D15	D15	DA15	D15	Yes	Yes
PD11		A16	A16	CLE	Yes	Yes

Table 8. FSMC pin definition (continued)

			FSMC	•		WLCSP90
Pins <sup>(1)</sup>	CF	NOR/PSRAM/ SRAM	NOR/PSRAM Mux	NAND 16 bit	LQFP100 <sup>(2)</sup>	(2)
PD12		A17	A17	ALE	Yes	Yes
PD13		A18	A18		Yes	
PD14	D0	D0	DA0	D0	Yes	Yes
PD15	D1	D1	DA1	D1	Yes	Yes
PG2		A12			-	-
PG3		A13			-	-
PG4		A14			-	-
PG5		A15			-	-
PG6				INT2	-	-
PG7				INT3	-	-
PD0	D2	D2	DA2	D2	Yes	Yes
PD1	D3	D3	DA3	D3	Yes	Yes
PD3		CLK	CLK		Yes	
PD4	NOE	NOE	NOE	NOE	Yes	Yes
PD5	NWE	NWE	NWE	NWE	Yes	Yes
PD6	NWAIT	NWAIT	NWAIT	NWAIT	Yes	Yes
PD7		NE1	NE1	NCE2	Yes	Yes
PG9		NE2	NE2	NCE3	-	-
PG10	NCE4_1	NE3	NE3		-	-
PG11	NCE4_2				-	-
PG12		NE4	NE4		-	-
PG13		A24	A24		-	-
PG14		A25	A25		-	-
PB7		NADV	NADV		Yes	Yes
PE0		NBL0	NBL0		Yes	
PE1		NBL1	NBL1		Yes	

Full FSMC features are available on LQFP144, LQFP176, and UFBGA176. The features available on smaller packages are given in the dedicated package column.

<sup>2.</sup> Ports F and G are not available in devices delivered in 100-pin packages.

								Table 9. A	Iternate function m	apping							
		AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13		
P	ort	sys	TIM1/2	TIM3/4/5	TIM8/9/10/1 1	I2C1/2/3	SPI1/SPI2/ I2S2/I2S2ext	SPI3/I2Sext/ I2S3	USART1/2/3/ I2S3ext	UART4/5/ USART6	CAN1/ CAN2/ TIM12/13/14	OTG_FS/ OTG_HS	ETH	FSMC/SDIO/ OTG_FS	DCMI	AF14	AF15
	PA0		TIM2_CH1_E TR	TIM 5_CH1	TIM8_ETR				USART2_CTS	UART4_TX			ETH_MII_CRS				EVENTOUT
	PA1		TIM2_CH2	TIM5_CH2					USART2_RTS	UART4_RX			ETH_MII _RX_CLK ETH_RMIIREF _CLK				EVENTOUT
	PA2		TIM2_CH3	TIM5_CH3	TIM9_CH1				USART2_TX				ETH_MDIO				EVENTOUT
	PA3		TIM2_CH4	TIM5_CH4	TIM9_CH2				USART2_RX			OTG_HS_ULPI_ D0	ETH _MII_COL				EVENTOUT
	PA4						SPI1_NSS	SPI3_NSS I2S3_WS	USART2_CK					OTG_HS_SO F	DCMI_HSYN C		EVENTOUT
	PA5		TIM2_CH1_E TR		TIM8_CH1N		SPI1_SCK					OTG_HS_ULPI_ CK					EVENTOUT
	PA6		TIM1_BKIN	TIM3_CH1	TIM8_BKIN		SPI1_MISO				TIM13_CH1				DCMI_PIXCK		EVENTOUT
Port A	PA7		TIM1_CH1N	TIM3_CH2	TIM8_CH1N		SPI1_MOSI				TIM14_CH1		ETH_MII_RX_DV ETH_RMII _CRS_DV				EVENTOUT
	PA8	MCO1	TIM1_CH1			I2C3_SCL			USART1_CK			OTG_FS_SOF					EVENTOUT
	PA9		TIM1_CH2			I2C3_SMB A			USART1_TX						DCMI_D0		EVENTOUT
	PA10		TIM1_CH3						USART1_RX			OTG_FS_ID			DCMI_D1		EVENTOUT
	PA11		TIM1_CH4						USART1_CTS		CAN1_RX	OTG_FS_DM					EVENTOUT
	PA12		TIM1_ETR						USART1_RTS		CAN1_TX	OTG_FS_DP					EVENTOUT
	PA13	JTMS- SWDIO															EVENTOUT
	PA14	JTCK- SWCLK															EVENTOUT
	PA15	JTDI	TIM 2_CH1 TIM 2_ETR				SPI1_NSS	SPI3_NSS/ I2S3_WS									EVENTOUT



	-					1		Table 9. Alternat	e function mappin	g (continuea)	1	1		1			
		AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13		
P	ort	sys	TIM1/2	TIM3/4/5	TIM8/9/10/1 1	I2C1/2/3	SPI1/SPI2/ I2S2/I2S2ext	SPI3/I2Sext/ I2S3	USART1/2/3/ I2S3ext	UART4/5/ USART6	CAN1/ CAN2/ TIM12/13/14	OTG_FS/ OTG_HS	ETH	FSMC/SDIO/ OTG_FS	DCMI	AF14	AF15
	PB0		TIM1_CH2N	TIM3_CH3	TIM8_CH2N							OTG_HS_ULPI_ D1	ETH_MII_RXD2				EVENTOUT
	PB1		TIM1_CH3N	TIM3_CH4	TIM8_CH3N							OTG_HS_ULPI_ D2	ETH_MII_RXD3				EVENTOUT
	PB2																EVENTOUT
	PB3	JTDO/ TRACES WO	TIM2_CH2				SPI1_SCK	SPI3_SCK I2S3_CK									EVENTOUT
	PB4	NJTRST		TIM3_CH1			SPI1_MISO	SPI3_MISO	I2S3ext_SD								EVENTOUT
	PB5			TIM3_CH2		I2C1_SMB A	SPI1_MOSI	SPI3_MOSI I2S3_SD			CAN2_RX	OTG_HS_ULPI_ D7	ETH _PPS_OUT		DCMI_D10		EVENTOUT
	PB6			TIM4_CH1		I2C1_SCL			USART1_TX		CAN2_TX				DCMI_D5		EVENTOUT
	PB7			TIM4_CH2		I2C1_SDA			USART1_RX					FSMC_NL	DCMI_VSYN C		EVENTOUT
Port B	PB8			TIM4_CH3	TIM10_CH1	I2C1_SCL					CAN1_RX		ETH _MII_TXD3	SDIO_D4	DCMI_D6		EVENTOUT
	PB9			TIM4_CH4	TIM11_CH1	I2C1_SDA	SPI2_NSS I2S2_WS				CAN1_TX			SDIO_D5	DCMI_D7		EVENTOUT
	PB10		TIM2_CH3			I2C2_SCL	SPI2_SCK I2S2_CK		USART3_TX			OTG_HS_ULPI_ D3	ETH_ MII_RX_ER				EVENTOUT
	PB11		TIM2_CH4			I2C2_SDA			USART3_RX			OTG_HS_ULPI_ D4	ETH _MII_TX_EN ETH _RMII_TX_EN				EVENTOUT
	PB12		TIM1_BKIN			I2C2_SMB A	SPI2_NSS I2S2_WS		USART3_CK		CAN2_RX	OTG_HS_ULPI_ D5	ETH _MII_TXD0 ETH _RMII_TXD0	OTG_HS_ID			EVENTOUT
	PB13		TIM1_CH1N				SPI2_SCK I2S2_CK		USART3_CTS		CAN2_TX	OTG_HS_ULPI_ D6	ETH _MII_TXD1 ETH _RMII_TXD1				EVENTOUT
	PB14		TIM1_CH2N		TIM8_CH2N		SPI2_MISO	I2S2ext_SD	USART3_RTS	•	TIM12_CH1			OTG_HS_DM			EVENTOUT
	PB15	RTC_ REFIN	TIM1_CH3N		TIM8_CH3N		SPI2_MOSI I2S2_SD				TIM12_CH2			OTG_HS_DP			EVENTOUT

			•				1	Table 9. Alternat	e function mappir	g (continued)							
		AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13		
P	ort	sys	TIM1/2	TIM3/4/5	TIM8/9/10/1 1	I2C1/2/3	SPI1/SPI2/ I2S2/I2S2ext	SPI3/I2Sext/ I2S3	USART1/2/3/ I2S3ext	UART4/5/ USART6	CAN1/ CAN2/ TIM12/13/14	OTG_FS/ OTG_HS	ETH	FSMC/SDIO/ OTG_FS	DCMI	AF14	AF15
	PC0											OTG_HS_ULPI_ STP					EVENTOUT
	PC1												ETH_MDC				EVENTOUT
	PC2						SPI2_MISO	I2S2ext_SD				OTG_HS_ULPI_ DIR	ETH _MII_TXD2				EVENTOUT
	PC3						SPI2_MOSI I2S2_SD					OTG_HS_ULPI_ NXT	ETH _MII_TX_CLK				EVENTOUT
	PC4												ETH_MII_RXD0 ETH_RMII_RXD0				EVENTOUT
	PC5												ETH_MII_RXD1 ETH_RMII_RXD1				EVENTOUT
	PC6			TIM3_CH1	TIM8_CH1		I2S2_MCK			USART6_TX				SDIO_D6	DCMI_D0		EVENTOUT
Port C	PC7			TIM3_CH2	TIM8_CH2			12S3_MCK		USART6_RX				SDIO_D7	DCMI_D1		EVENTOUT
	PC8			TIM3_CH3	TIM8_CH3					USART6_CK				SDIO_D0	DCMI_D2		EVENTOUT
	PC9	MCO2		TIM3_CH4	TIM8_CH4	I2C3_SDA	I2S_CKIN							SDIO_D1	DCMI_D3		EVENTOUT
	PC10							SPI3_SCK/ I2S3_CK	USART3_TX/	UART4_TX				SDIO_D2	DCMI_D8		EVENTOUT
	PC11						I2S3ext_SD	SPI3_MISO/	USART3_RX	UART4_RX				SDIO_D3	DCMI_D4		EVENTOUT
	PC12							SPI3_MOSI I2S3_SD	USART3_CK	UART5_TX				SDIO_CK	DCMI_D9		EVENTOUT
	PC13																EVENTOUT
	PC14							-					_				EVENTOUT
	PC15																EVENTOUT



Table 9. Alternate function mapping (continued)    ΔF0						•											
		AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13		
P	ort	sys	TIM1/2	TIM3/4/5	TIM8/9/10/1 1	I2C1/2/3	SPI1/SPI2/ I2S2/I2S2ext	SPI3/I2Sext/ I2S3	USART1/2/3/ I2S3ext	UART4/5/ USART6	CAN1/ CAN2/ TIM12/13/14	OTG_FS/ OTG_HS	ETH	FSMC/SDIO/ OTG_FS	DCMI	AF14	AF15
	PD0										CAN1_RX			FSMC_D2			EVENTOUT
	PD1										CAN1_TX			FSMC_D3			EVENTOUT
	PD2			TIM3_ETR						UART5_RX				SDIO_CMD	DCMI_D11		EVENTOUT
	PD3								USART2_CTS					FSMC_CLK			EVENTOUT
	PD4								USART2_RTS					FSMC_NOE			EVENTOUT
	PD5								USART2_TX					FSMC_NWE			EVENTOUT
	PD6								USART2_RX					FSMC_NWAIT			EVENTOUT
Port D	PD7								USART2_CK					FSMC_NE1/ FSMC_NCE2			EVENTOUT
	PD8								USART3_TX					FSMC_D13			EVENTOUT
	PD9								USART3_RX					FSMC_D14			EVENTOUT
	PD10								USART3_CK					FSMC_D15			EVENTOUT
	PD11								USART3_CTS					FSMC_A16			EVENTOUT
	PD12			TIM4_CH1					USART3_RTS					FSMC_A17			EVENTOUT
	PD13			TIM4_CH2										FSMC_A18			EVENTOUT
	PD14			TIM4_CH3										FSMC_D0			EVENTOUT
	PD15			TIM4_CH4										FSMC_D1			EVENTOUT

DocID022152 Rev 4

							_	Table 9. Alterna	te function mappir	g (continued)							
		AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13		
P	ort	sys	TIM1/2	TIM3/4/5	TIM8/9/10/1 1	I2C1/2/3	SPI1/SPI2/ I2S2/I2S2ext	SPI3/I2Sext/ I2S3	USART1/2/3/ I2S3ext	UART4/5/ USART6	CAN1/ CAN2/ TIM12/13/14	OTG_FS/ OTG_HS	ЕТН	FSMC/SDIO/ OTG_FS	DCMI	AF14	AF15
	PE0			TIM4_ETR										FSMC_NBL0	DCMI_D2		EVENTOUT
	PE1													FSMC_NBL1	DCMI_D3		EVENTOUT
	PE2	TRACECL K											ETH _MII_TXD3	FSMC_A23			EVENTOUT
	PE3	TRACED0												FSMC_A19			EVENTOUT
	PE4	TRACED1												FSMC_A20	DCMI_D4		EVENTOUT
	PE5	TRACED2			TIM9_CH1									FSMC_A21	DCMI_D6		EVENTOUT
	PE6	TRACED3			TIM9_CH2									FSMC_A22	DCMI_D7		EVENTOUT
Port E	PE7		TIM1_ETR											FSMC_D4			EVENTOUT
	PE8		TIM1_CH1N											FSMC_D5			EVENTOUT
	PE9		TIM1_CH1											FSMC_D6			EVENTOUT
	PE10		TIM1_CH2N											FSMC_D7			EVENTOUT
	PE11		TIM1_CH2											FSMC_D8			EVENTOUT
	PE12		TIM1_CH3N											FSMC_D9			EVENTOUT
	PE13		TIM1_CH3											FSMC_D10			EVENTOUT
	PE14		TIM1_CH4											FSMC_D11			EVENTOUT
	PE15		TIM1_BKIN	-										FSMC_D12			EVENTOUT



							_	Table 9. Alternat	te function mappin	g (continued)							
		AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13		
P	ort	SYS	TIM1/2	TIM3/4/5	TIM8/9/10/1 1	I2C1/2/3	SPI1/SPI2/ I2S2/I2S2ext	SPI3/I2Sext/ I2S3	USART1/2/3/ I2S3ext	UART4/5/ USART6	CAN1/ CAN2/ TIM12/13/14	OTG_FS/ OTG_HS	ЕТН	FSMC/SDIO/ OTG_FS	DCMI	AF14	AF15
	PF0					I2C2_SDA								FSMC_A0			EVENTOUT
	PF1					I2C2_SCL								FSMC_A1			EVENTOUT
	PF2					I2C2_ SMBA								FSMC_A2			EVENTOUT
	PF3													FSMC_A3			EVENTOUT
	PF4													FSMC_A4			EVENTOUT
	PF5													FSMC_A5			EVENTOUT
	PF6				TIM10_CH1									FSMC_NIORD			EVENTOUT
Port F	PF7				TIM11_CH1									FSMC_NREG			EVENTOUT
Poil F	PF8										TIM13_CH1			FSMC_ NIOWR			EVENTOUT
	PF9										TIM14_CH1			FSMC_CD			EVENTOUT
	PF10													FSMC_INTR			EVENTOUT
	PF11														DCMI_D12		EVENTOUT
	PF12													FSMC_A6			EVENTOUT
	PF13													FSMC_A7			EVENTOUT
	PF14													FSMC_A8			EVENTOUT
	PF15													FSMC_A9			EVENTOUT

	Table 9. Alternate function mapping (continued)																
		AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13		
P	ort	sys	TIM1/2	TIM3/4/5	TIM8/9/10/1 1	I2C1/2/3	SPI1/SPI2/ I2S2/I2S2ext	SPI3/I2Sext/ I2S3	USART1/2/3/ I2S3ext	UART4/5/ USART6	CAN1/ CAN2/ TIM12/13/14	OTG_FS/ OTG_HS	ЕТН	FSMC/SDIO/ OTG_FS	DCMI	AF14	AF15
	PG0													FSMC_A10			EVENTOUT
	PG1													FSMC_A11			EVENTOUT
	PG2													FSMC_A12			EVENTOUT
	PG3													FSMC_A13			EVENTOUT
	PG4													FSMC_A14			EVENTOUT
	PG5													FSMC_A15			EVENTOUT
	PG6													FSMC_INT2			EVENTOUT
	PG7									USART6_CK				FSMC_INT3			EVENTOUT
	PG8									USART6_ RTS			ETH _PPS_OUT				EVENTOUT
Port G	PG9									USART6_RX				FSMC_NE2/ FSMC_NCE3			EVENTOUT
	PG10													FSMC_ NCE4_1/ FSMC_NE3			EVENTOUT
	PG11												ETH _MII_TX_EN ETH _RMII_ TX_EN	FSMC_NCE4_			EVENTOUT
	PG12									USART6_ RTS				FSMC_NE4			EVENTOUT
	PG13									UART6_CTS			ETH _MII_TXD0 ETH _RMII_TXD0	FSMC_A24			EVENTOUT
	PG14									USART6_TX			ETH _MII_TXD1 ETH _RMII_TXD1	FSMC_A25			EVENTOUT
	PG15									USART6_ CTS					DCMI_D13		EVENTOUT

DCMI\_D4

DCMI\_D11

EVENTOUT EVENTOUT



Table 9. Alternate function mapping (continued) AF0 AF1 AF2 AF3 AF4 AF5 AF6 AF9 AF10 AF11 AF12 AF13 Port CAN1/ CAN2/ TIM12/13/14 AF14 AF15 OTG\_FS/ OTG\_HS FSMC/SDIO/ OTG\_FS TIM8/9/10/1 SPI1/SPI2/ SPI3/I2Sext/ USART1/2/3/ UART4/5/ TIM3/4/5 I2C1/2/3 SYS TIM1/2 ETH DCMI 12S2/12S2ext 12S**3** I2S3ext USART6 PH0 EVENTOUT PH1 EVENTOUT ETH \_MII\_CRS PH2 EVENTOUT EVENTOUT PH3 ETH \_MII\_COL OTG\_HS\_ULPI\_ NXT PH4 I2C2\_SCL **EVENTOUT** I2C2\_SDA EVENTOUT PH5 I2C2\_SMB A PH6 TIM12\_CH1 ETH \_MII\_RXD2 EVENTOUT EVENTOUT PH7 I2C3\_SCL ETH \_MII\_RXD3 Port H DCMI\_HSYN C PH8 I2C3\_SDA EVENTOUT I2C3\_SMB A EVENTOUT PH9 TIM12\_CH2 DCMI\_D0 PH10 TIM5\_CH1 DCMI\_D1 EVENTOUT EVENTOUT PH11 TIM5\_CH2 DCMI\_D2 PH12 EVENTOUT TIM5\_CH3 DCMI\_D3 EVENTOUT PH13 TIM8\_CH1N CAN1\_TX

DocID022152 Rev 4

PH14

PH15

TIM8\_CH2N

TIM8\_CH3N

								_	Table 9. Alterna	te function mappin	g (continued)							
			AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13		
Pe	Por	rt	sys	TIM1/2	TIM3/4/5	TIM8/9/10/1 1	I2C1/2/3	SPI1/SPI2/ I2S2/I2S2ext	SPI3/I2Sext/ I2S3	USART1/2/3/ I2S3ext	UART4/5/ USART6	CAN1/ CAN2/ TIM12/13/14	OTG_FS/ OTG_HS	ETH	FSMC/SDIO/ OTG_FS	DCMI	AF14	AF15
		PI0			TIM5_CH4			SPI2_NSS I2S2_WS								DCMI_D13		EVENTOUT
		PI1						SPI2_SCK I2S2_CK								DCMI_D8		EVENTOUT
		PI2				TIM8_CH4		SPI2_MISO	I2S2ext_SD							DCMI_D9		EVENTOUT
		PI3				TIM8_ETR		SPI2_MOSI I2S2_SD								DCMI_D10		EVENTOUT
		PI4				TIM8_BKIN										DCMI_D5		EVENTOUT
Po	ort I	PI5				TIM8_CH1										DCMI_ VSYNC		EVENTOUT
		PI6				TIM8_CH2										DCMI_D6		EVENTOUT
		PI7				TIM8_CH3										DCMI_D7		EVENTOUT
		PI8																EVENTOUT
		PI9										CAN1_RX						EVENTOUT
		PI10												ETH_MII_RX_ER				EVENTOUT
		PI11											OTG_HS_ULPI_ DIR					EVENTOUT

## 4 Memory mapping

The memory map is shown in Figure 18.

Figure 18. STM32F40x memory map




Table 10. STM32F40x register boundary addresses

Bus	Boundary address	Peripheral
	0xE00F FFFF - 0xFFFF FFFF	Reserved
Cortex-M4	0xE000 0000 - 0xE00F FFFF	Cortex-M4 internal peripherals
	0xA000 1000 - 0xDFFF FFFF	Reserved
	0xA000 0000 - 0xA000 0FFF	FSMC control register
	0x9000 0000 - 0x9FFF FFFF	FSMC bank 4
AHB3	0x8000 0000 - 0x8FFF FFFF	FSMC bank 3
	0x7000 0000 - 0x7FFF FFFF	FSMC bank 2
	0x6000 0000 - 0x6FFF FFFF	FSMC bank 1
	0x5006 0C00- 0x5FFF FFFF	Reserved
	0x5006 0800 - 0x5006 0BFF	RNG
AHB2	0x5005 0400 - 0x5006 07FF	Reserved
	0x5005 0000 - 0x5005 03FF	DCMI
	0x5004 0000- 0x5004 FFFF	Reserved
	0x5000 0000 - 0x5003 FFFF	USB OTG FS
	0x4008 0000- 0x4FFF FFFF	Reserved

Table 10. STM32F40x register boundary addresses (continued)

Bus	Boundary address	Peripheral
	0x4004 0000 - 0x4007 FFFF	USB OTG HS
	0x4002 9400 - 0x4003 FFFF	Reserved
	0x4002 9000 - 0x4002 93FF	
	0x4002 8C00 - 0x4002 8FFF	
	0x4002 8800 - 0x4002 8BFF	ETHERNET MAC
	0x4002 8400 - 0x4002 87FF	
	0x4002 8000 - 0x4002 83FF	
	0x4002 6800 - 0x4002 7FFF	Reserved
	0x4002 6400 - 0x4002 67FF	DMA2
	0x4002 6000 - 0x4002 63FF	DMA1
	0x4002 5000 - 0x4002 5FFF	Reserved
	0x4002 4000 - 0x4002 4FFF	BKPSRAM
AHB1	0x4002 3C00 - 0x4002 3FFF	Flash interface register
AUDI	0x4002 3800 - 0x4002 3BFF	RCC
	0x4002 3400 - 0x4002 37FF	Reserved
	0x4002 3000 - 0x4002 33FF	CRC
	0x4002 2400 - 0x4002 2FFF	Reserved
	0x4002 2000 - 0x4002 23FF	GPIOI
	0x4002 1C00 - 0x4002 1FFF	GPIOH
	0x4002 1800 - 0x4002 1BFF	GPIOG
	0x4002 1400 - 0x4002 17FF	GPIOF
	0x4002 1000 - 0x4002 13FF	GPIOE
	0x4002 0C00 - 0x4002 0FFF	GPIOD
	0x4002 0800 - 0x4002 0BFF	GPIOC
	0x4002 0400 - 0x4002 07FF	GPIOB
	0x4002 0000 - 0x4002 03FF	GPIOA
	0x4001 5800- 0x4001 FFFF	Reserved

Table 10. STM32F40x register boundary addresses (continued)

Bus	Boundary address	Peripheral
	0x4001 4C00 - 0x4001 57FF	Reserved
	0x4001 4800 - 0x4001 4BFF	TIM11
	0x4001 4400 - 0x4001 47FF	TIM10
	0x4001 4000 - 0x4001 43FF	TIM9
	0x4001 3C00 - 0x4001 3FFF	EXTI
	0x4001 3800 - 0x4001 3BFF	SYSCFG
	0x4001 3400 - 0x4001 37FF	Reserved
	0x4001 3000 - 0x4001 33FF	SPI1
APB2	0x4001 2C00 - 0x4001 2FFF	SDIO
	0x4001 2400 - 0x4001 2BFF	Reserved
	0x4001 2000 - 0x4001 23FF	ADC1 - ADC2 - ADC3
	0x4001 1800 - 0x4001 1FFF	Reserved
	0x4001 1400 - 0x4001 17FF	USART6
	0x4001 1000 - 0x4001 13FF	USART1
	0x4001 0800 - 0x4001 0FFF	Reserved
	0x4001 0400 - 0x4001 07FF	TIM8
	0x4001 0000 - 0x4001 03FF	TIM1
	0x4000 7800- 0x4000 FFFF	Reserved

Table 10. STM32F40x register boundary addresses (continued)

Bus	Boundary address	Peripheral
	0x4000 7800 - 0x4000 7FFF	Reserved
	0x4000 7400 - 0x4000 77FF	DAC
	0x4000 7000 - 0x4000 73FF	PWR
	0x4000 6C00 - 0x4000 6FFF	Reserved
	0x4000 6800 - 0x4000 6BFF	CAN2
	0x4000 6400 - 0x4000 67FF	CAN1
	0x4000 6000 - 0x4000 63FF	Reserved
	0x4000 5C00 - 0x4000 5FFF	I2C3
	0x4000 5800 - 0x4000 5BFF	I2C2
	0x4000 5400 - 0x4000 57FF	I2C1
	0x4000 5000 - 0x4000 53FF	UART5
	0x4000 4C00 - 0x4000 4FFF	UART4
	0x4000 4800 - 0x4000 4BFF	USART3
	0x4000 4400 - 0x4000 47FF	USART2
	0x4000 4000 - 0x4000 43FF	I2S3ext
APB1	0x4000 3C00 - 0x4000 3FFF	SPI3 / I2S3
	0x4000 3800 - 0x4000 3BFF	SPI2 / I2S2
	0x4000 3400 - 0x4000 37FF	I2S2ext
	0x4000 3000 - 0x4000 33FF	IWDG
	0x4000 2C00 - 0x4000 2FFF	WWDG
	0x4000 2800 - 0x4000 2BFF	RTC & BKP Registers
	0x4000 2400 - 0x4000 27FF	Reserved
	0x4000 2000 - 0x4000 23FF	TIM14
	0x4000 1C00 - 0x4000 1FFF	TIM13
	0x4000 1800 - 0x4000 1BFF	TIM12
	0x4000 1400 - 0x4000 17FF	TIM7
	0x4000 1000 - 0x4000 13FF	TIM6
	0x4000 0C00 - 0x4000 0FFF	TIM5
	0x4000 0800 - 0x4000 0BFF	TIM4
	0x4000 0400 - 0x4000 07FF	TIM3
	0x4000 0000 - 0x4000 03FF	TIM2

# 5 Electrical characteristics

### 5.1 Parameter conditions

Unless otherwise specified, all voltages are referenced to V<sub>SS</sub>.

#### 5.1.1 Minimum and maximum values

Unless otherwise specified the minimum and maximum values are guaranteed in the worst conditions of ambient temperature, supply voltage and frequencies by tests in production on 100% of the devices with an ambient temperature at  $T_A = 25$  °C and  $T_A = T_A$ max (given by the selected temperature range).

Data based on characterization results, design simulation and/or technology characteristics are indicated in the table footnotes and are not tested in production. Based on characterization, the minimum and maximum values refer to sample tests and represent the mean value plus or minus three times the standard deviation (mean $\pm 3\Sigma$ ).

### 5.1.2 Typical values

Unless otherwise specified, typical data are based on  $T_A$  = 25 °C,  $V_{DD}$  = 3.3 V (for the 1.8 V  $\leq$  V<sub>DD</sub>  $\leq$  3.6 V voltage range). They are given only as design guidelines and are not tested.

Typical ADC accuracy values are determined by characterization of a batch of samples from a standard diffusion lot over the full temperature range, where 95% of the devices have an error less than or equal to the value indicated (mean $\pm 2\Sigma$ ).

# 5.1.3 Typical curves

Unless otherwise specified, all typical curves are given only as design guidelines and are not tested.

# 5.1.4 Loading capacitor

The loading conditions used for pin parameter measurement are shown in Figure 19.

### 5.1.5 Pin input voltage

The input voltage measurement on a pin of the device is described in *Figure 20*.

Figure 19. Pin loading conditions

Figure 20. Pin input voltage

STM32F pin

OSC\_OUT (Hi-Z when using HSE or LSE)

MS19011V1

Figure 20. Pin input voltage

STM32F pin

OSC\_OUT (Hi-Z when using HSE or LSE)

# 5.1.6 Power supply scheme

**VBAT** Backup circuitry (OSC32K,RTC, VBAT = Power 1.65 to 3.6V Wakeup logic switch Backup registers, backup RAM) Ю **GPIOs** Logic VCAP 1 Kernel logic **VCAP**  $2 \times 2.2 \mu F$ (CPU, digital & RAM) VDD 1/2/...14/15 Voltage regulator 15 × 100 nF VSS  $+ 1 \times 4.7 \mu F$ 1/2/...14/15 Flash memory BYPASS\_REG Reset PDR\_ON controller VDD **VDDA VREF** VREF+ Analog: 100 nF ADC RCs, **VREF** + 1 µF PLL VSSA MS19911V2

Figure 21. Power supply scheme

- Each power supply pair must be decoupled with filtering ceramic capacitors as shown above. These
  capacitors must be placed as close as possible to, or below, the appropriate pins on the underside of the
  PCB to ensure the good functionality of the device.
- 2. To connect BYPASS\_REG and PDR\_ON pins, refer to Section 2.2.16: Voltage regulator and Table 2.2.15: Power supply supervisor.
- 3. The two 2.2  $\mu$ F ceramic capacitors should be replaced by two 100 nF decoupling capacitors when the voltage regulator is OFF.
- 4. The 4.7  $\mu\text{F}$  ceramic capacitor must be connected to one of the  $V_{DD}$  pin.
- 5.  $V_{DDA}=V_{DD}$  and  $V_{SSA}=V_{SS}$ .

# 5.1.7 Current consumption measurement

IDD\_VBAT VBAT VDD VDDA

Figure 22. Current consumption measurement scheme

# 5.2 Absolute maximum ratings

Stresses above the absolute maximum ratings listed in *Table 11: Voltage characteristics*, *Table 12: Current characteristics*, and *Table 13: Thermal characteristics* may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these conditions is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

Symbol	Ratings	Min	Max	Unit
V <sub>DD</sub> -V <sub>SS</sub>	External main supply voltage (including $V_{DDA}$ , $V_{DD}$ ) <sup>(1)</sup>	-0.3	4.0	
V	Input voltage on five-volt tolerant pin <sup>(2)</sup>	V <sub>SS</sub> -0.3	V <sub>DD</sub> +4	V
V <sub>IN</sub>	Input voltage on any other pin	V <sub>SS</sub> -0.3	S-0.3 4.0	
ΔV <sub>DDx</sub>	Variations between different V <sub>DD</sub> power pins	-	50	mV
V <sub>SSX</sub> - V <sub>SS</sub>	Variations between all the different ground pins	-	50	IIIV
V <sub>ESD(HBM)</sub>	Electrostatic discharge voltage (human body model)	see Sectio Absolute n ratings (ele sensitivity)	naximum ectrical	

Table 11. Voltage characteristics

All main power (V<sub>DD</sub>, V<sub>DDA</sub>) and ground (V<sub>SS</sub>, V<sub>SSA</sub>) pins must always be connected to the external power supply, in the permitted range.

V<sub>IN</sub> maximum value must always be respected. Refer to Table 12 for the values of the maximum allowed injected current.

**Symbol** Ratings Max. Unit Total current into V<sub>DD</sub> power lines (source)<sup>(1)</sup> 150  $I_{VDD}$ Total current out of V<sub>SS</sub> ground lines (sink)<sup>(1)</sup>  $I_{VSS}$ 150 Output current sunk by any I/O and control pin  $I_{IO}$ Output current source by any I/Os and control pin mΑ 25 Injected current on five-volt tolerant I/O(3) -5/+0 I<sub>INJ(PIN)</sub> (2) Injected current on any other pin<sup>(4)</sup> ±5  $\Sigma I_{\text{INJ(PIN)}}^{(4)}$ Total injected current (sum of all I/O and control pins)(5) ±25

**Table 12. Current characteristics** 

- All main power (V<sub>DD</sub>, V<sub>DDA</sub>) and ground (V<sub>SS</sub>, V<sub>SSA</sub>) pins must always be connected to the external power supply, in the permitted range.
- Negative injection disturbs the analog performance of the device. See note in Section 5.3.20: 12-bit ADC characteristics.
- 3. Positive injection is not possible on these I/Os. A negative injection is induced by  $V_{IN} < V_{SS}$ .  $I_{INJ(PIN)}$  must never be exceeded. Refer to *Table 11* for the values of the maximum allowed input voltage.
- 4. A positive injection is induced by  $V_{IN} > V_{DD}$  while a negative injection is induced by  $V_{IN} < V_{SS}$ .  $I_{INJ(PIN)}$  must never be exceeded. Refer to *Table 11* for the values of the maximum allowed input voltage.
- 5. When several inputs are submitted to a current injection, the maximum ΣI<sub>INJ(PIN)</sub> is the absolute sum of the positive and negative injected currents (instantaneous values).

**Table 13. Thermal characteristics** 

Symbol	Ratings	Value	Unit
T <sub>STG</sub>	Storage temperature range	-65 to +150	°C
$T_J$	Maximum junction temperature	125	°C

# 5.3 Operating conditions

# 5.3.1 General operating conditions

Table 14. General operating conditions

Symbol	Parameter Conditions		Min	Тур	Max	Unit
f	Internal AHB clock frequency	VOS bit in PWR_CR register = 0 <sup>(1)</sup>	0		144	
f <sub>HCLK</sub>	Internal Arib clock frequency	VOS bit in PWR_CR register= 1	0		168	MHz
f <sub>PCLK1</sub>	Internal APB1 clock frequency		0		42	IVII IZ
f <sub>PCLK2</sub>	Internal APB2 clock frequency		0		84	
V <sub>DD</sub>	Standard operating voltage		1.8 <sup>(2)</sup>		3.6	V
V <sub>DDA</sub> <sup>(3)(4)</sup>	Analog operating voltage (ADC limited to 1.2 M samples)	Must be the same potential as	1.8 <sup>(2)</sup>		2.4	V
V <sub>DDA</sub> (O)(4)	Analog operating voltage (ADC limited to 1.4 M samples)	V <sub>DD</sub> <sup>(5)</sup>	2.4		3.6	V
V <sub>BAT</sub>	Backup operating voltage		1.65		3.6	V



Table 14. General operating conditions (continued)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit	
	Regulator ON:	VOS bit in PWR_CR register = 0 <sup>(1)</sup> Max frequency 144MHz	1.08	1.14	1.20	V	
V <sub>12</sub>	1.2 V internal voltage on V <sub>CAP_1</sub> /V <sub>CAP_2</sub> pins	VOS bit in PWR_CR register= 1 Max frequency 168MHz	1.20	1.26	1.32	V	
12	Regulator OFF:	Max frequency 144MHz	1.10	1.14	1.20	V	
	1.2 V external voltage must be supplied from external regulator on V <sub>CAP_1</sub> /V <sub>CAP_2</sub> pins	Max frequency 168MHz	1.20	1.26	1.30	V	
	Input voltage on RST and FT	2 V ≤ V <sub>DD</sub> ≤ 3.6 V	-0.3	-	5.5		
	pins <sup>(6)</sup>	V <sub>DD</sub> ≤ 2 V	-0.3	-	5.2		
$V_{IN}$	Input voltage on TTa pins		-0.3	-	V <sub>DDA</sub> + 0.3	V	
	Input voltage on B pin			-	5.5		
	Power dissipation at T <sub>A</sub> = 85 °C	LQFP64	-		435		
		LQFP100	-		465	mW	
Б		LQFP144	-		500		
$P_{D}$	for suffix 6 or $T_A = 105$ °C for suffix $7^{(7)}$	LQFP176	-		526		
		UFBGA176	-		513		
		WLCSP90	-		543		
	Ambient temperature for 6 suffix	Maximum power dissipation	-40		85	°C	
TA	version	Low power dissipation <sup>(8)</sup>	-40		105		
IA	Ambient temperature for 7 suffix	Maximum power dissipation	-40		105	°C	
	version	Low power dissipation <sup>(8)</sup>	-40		125		
TJ	Junction temperature range	6 suffix version	-40		105	°C	
IJ	Junction temperature range	7 suffix version	-40		125		

The average expected gain in power consumption when VOS = 0 compared to VOS = 1 is around 10% for the whole temperature range, when the system clock frequency is between 30 and 144 MHz.

V<sub>DD</sub>/V<sub>DDA</sub> minimum value of 1.7 V is obtained when the device operates in reduced temperature range, and with the use of an external power supply supervisor (refer to Section: Internal reset OFF).

<sup>3.</sup> When the ADC is used, refer to Table 67: ADC characteristics.

<sup>4.</sup> If  $V_{REF+}$  pin is present, it must respect the following condition:  $V_{DDA}$ - $V_{REF+}$  < 1.2 V.

<sup>5.</sup> It is recommended to power  $V_{DD}$  and  $V_{DDA}$  from the same source. A maximum difference of 300 mV between  $V_{DD}$  and  $V_{DDA}$  can be tolerated during power-up and power-down operation.

<sup>6.</sup> To sustain a voltage higher than  $V_{DD}$ +0.3, the internal pull-up and pull-down resistors must be disabled.

<sup>7.</sup> If  $T_A$  is lower, higher  $P_D$  values are allowed as long as  $T_J$  does not exceed  $T_{Jmax}$ .

<sup>8.</sup> In low power dissipation state,  $T_A$  can be extended to this range as long as  $T_J$  does not exceed  $T_{Jmax}$ .

Operating power supply range	ADC operation	Maximum Flash memory access frequency with no wait state (f <sub>Flashmax</sub> )	Maximum Flash memory access frequency with wait states <sup>(1)</sup> (2)	I/O operation	Clock output Frequency on I/O pins	Possible Flash memory operations
V <sub>DD</sub> =1.8 to 2.1 V <sup>(3)</sup>	Conversion time up to 1.2 Msps	20 MHz <sup>(4)</sup>	160 MHz with 7 wait states	<ul><li>Degraded speed performance</li><li>No I/O compensation</li></ul>	up to 30 MHz	8-bit erase and program operations only
V <sub>DD</sub> = 2.1 to 2.4 V	Conversion time up to 1.2 Msps	22 MHz	168 MHz with 7 wait states	<ul><li>Degraded speed performance</li><li>No I/O compensation</li></ul>	up to 30 MHz	16-bit erase and program operations
V <sub>DD</sub> = 2.4 to 2.7 V	Conversion time up to 2.4 Msps	24 MHz	168 MHz with 6 wait states	<ul><li>Degraded speed performance</li><li>I/O compensation works</li></ul>	up to 48 MHz	16-bit erase and program operations
V <sub>DD</sub> = 2.7 to 3.6 V <sup>(5)</sup>	Conversion time up to 2.4 Msps	30 MHz	168 MHz with 5 wait states	<ul><li>Full-speed operation</li><li>I/O compensation works</li></ul>	<ul> <li>up to</li> <li>60 MHz</li> <li>when V<sub>DD</sub> =</li> <li>3.0 to 3.6 V</li> <li>up to</li> <li>48 MHz</li> <li>when V<sub>DD</sub> =</li> <li>2.7 to 3.0 V</li> </ul>	32-bit erase and program operations

Table 15. Limitations depending on the operating power supply range

# 5.3.2 V<sub>CAP 1</sub>/V<sub>CAP 2</sub> external capacitor

Stabilization for the main regulator is achieved by connecting an external capacitor  $C_{EXT}$  to the  $V_{CAP\ 1}/V_{CAP\ 2}$  pins.  $C_{EXT}$  is specified in *Table 16*.

<sup>1.</sup> It applies only when code executed from Flash memory access, when code executed from RAM, no wait state is required.


<sup>2.</sup> Thanks to the ART accelerator and the 128-bit Flash memory, the number of wait states given here does not impact the execution speed from Flash memory since the ART accelerator allows to achieve a performance equivalent to 0 wait state program execution.

V<sub>DD</sub>/VDDA minimum value of 1.7 V is obtained when the device operates in reduced temperature range, and with the use of an external power supply supervisor (refer to Section: Internal reset OFF).

<sup>4.</sup> Prefetch is not available. Refer to AN3430 application note for details on how to adjust performance and power.

<sup>5.</sup> The voltage range for OTG USB FS can drop down to 2.7 V. However it is degraded between 2.7 and 3 V.

Figure 23. External capacitor C<sub>EXT</sub>



1. Legend: ESR is the equivalent series resistance.

Table 16. V<sub>CAP 1</sub>/V<sub>CAP 2</sub> operating conditions<sup>(1)</sup>

Symbol	Parameter	Conditions
CEXT	Capacitance of external capacitor	2.2 μF
ESR	ESR of external capacitor	< 2 Ω

<sup>1.</sup> When bypassing the voltage regulator, the two 2.2  $\mu$ F V<sub>CAP</sub> capacitors are not required and should be replaced by two 100 nF decoupling capacitors.

# 5.3.3 Operating conditions at power-up / power-down (regulator ON)

Subject to general operating conditions for T<sub>A</sub>.

Table 17. Operating conditions at power-up / power-down (regulator ON)

Symbol	Parameter	Min	Max	Unit
	V <sub>DD</sub> rise time rate	20	8	µs/V
t∨DD	V <sub>DD</sub> fall time rate	20	8	μ5/ ν

# 5.3.4 Operating conditions at power-up / power-down (regulator OFF)

Subject to general operating conditions for  $T_A$ .

Table 18. Operating conditions at power-up / power-down (regulator OFF)<sup>(1)</sup>

Symbol	Parameter	Conditions	Min	Max	Unit
t <sub>VDD</sub>	V <sub>DD</sub> rise time rate	Power-up	20	8	
	V <sub>DD</sub> fall time rate	Power-down	20	8	
t <sub>VCAP</sub>	V <sub>CAP_1</sub> and V <sub>CAP_2</sub> rise time rate	Power-up	20	8	μs/V
	$V_{CAP\_1}$ and $V_{CAP\_2}$ fall time rate	Power-down	20	8	

To reset the internal logic at power-down, a reset must be applied on pin PA0 when V<sub>DD</sub> reach below minimum value of V<sub>12</sub>.

# 5.3.5 Embedded reset and power control block characteristics

The parameters given in *Table 19* are derived from tests performed under ambient temperature and  $V_{DD}$  supply voltage conditions summarized in *Table 14*.



Table 19. Embedded reset and power control block characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
		PLS[2:0]=000 (rising edge)	2.09	2.14	2.19	V
		PLS[2:0]=000 (falling edge)	1.98	2.04	2.08	V
		PLS[2:0]=001 (rising edge)	2.23	2.30	2.37	V
		PLS[2:0]=001 (falling edge)	2.13	2.19	2.25	V
		PLS[2:0]=010 (rising edge)	2.39	2.45	2.51	V
		PLS[2:0]=010 (falling edge)	2.29	2.35	2.39	V
		PLS[2:0]=011 (rising edge)	2.54	2.60	2.65	V
V <sub>PVD</sub>	Programmable voltage detector level selection	PLS[2:0]=011 (falling edge)	2.44	2.51	2.56	٧
	detector rever selection	PLS[2:0]=100 (rising edge)	2.70	2.76	2.82	V
		PLS[2:0]=100 (falling edge)	2.59	2.66	2.71	V
		PLS[2:0]=101 (rising edge)	2.86	2.93	2.99	V
		PLS[2:0]=101 (falling edge)	2.65	2.84	3.02	V
		PLS[2:0]=110 (rising edge)	2.96	3.03	3.10	V
		PLS[2:0]=110 (falling edge)	2.85	2.93	2.99	V
		PLS[2:0]=111 (rising edge)	3.07	3.14	3.21	V
		PLS[2:0]=111 (falling edge)	2.95	3.03	3.09	V
V <sub>PVDhyst</sub> <sup>(1)</sup>	PVD hysteresis		-	100	-	mV
	Power-on/power-down	Falling edge	1.60	1.68	1.76	V
V <sub>POR/PDR</sub>	reset threshold	Rising edge	1.64	1.72	1.80	V
V <sub>PDRhyst</sub> <sup>(1)</sup>	PDR hysteresis		-	40	-	mV
	Brownout level 1	Falling edge	2.13	2.19	2.24	V
$V_{BOR1}$	threshold	Rising edge	2.23	2.29	2.33	V
\/	Brownout level 2	Falling edge	2.44	2.50	2.56	V
V <sub>BOR2</sub>	threshold	Rising edge	2.53	2.59	2.63	V
V	Brownout level 3	Falling edge	2.75	2.83	2.88	V
V <sub>BOR3</sub>	threshold	Rising edge	2.85	2.92	2.97	V

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V <sub>BORhyst</sub> <sup>(1)</sup>	BOR hysteresis		-	100	-	mV
T <sub>RSTTEMPO</sub> <sup>(1)(2)</sup>	Reset temporization		0.5	1.5	3.0	ms
I <sub>RUSH</sub> <sup>(1)</sup>	InRush current on voltage regulator power-on (POR or wakeup from Standby)		1	160	200	mA
E <sub>RUSH</sub> <sup>(1)</sup>	InRush energy on voltage regulator power-on (POR or wakeup from Standby)	V <sub>DD</sub> = 1.8 V, T <sub>A</sub> = 105 °C, I <sub>RUSH</sub> = 171 mA for 31 μs	-	-	5.4	μC

Table 19. Embedded reset and power control block characteristics (continued)

### 5.3.6 Supply current characteristics

The current consumption is a function of several parameters and factors such as the operating voltage, ambient temperature, I/O pin loading, device software configuration, operating frequencies, I/O pin switching rate, program location in memory and executed binary code.

The current consumption is measured as described in *Figure 22: Current consumption measurement scheme*.

All Run mode current consumption measurements given in this section are performed using a CoreMark-compliant code.

#### Typical and maximum current consumption

The MCU is placed under the following conditions:

- At startup, all I/O pins are configured as analog inputs by firmware.
- All peripherals are disabled except if it is explicitly mentioned.
- The Flash memory access time is adjusted to f<sub>HCLK</sub> frequency (0 wait state from 0 to 30 MHz, 1 wait state from 30 to 60 MHz, 2 wait states from 60 to 90 MHz, 3 wait states from 90 to 120 MHz, 4 wait states from 120 to 150 MHz, and 5 wait states from 150 to 168 MHz).
- When the peripherals are enabled HCLK is the system clock, f<sub>PCLK1</sub> = f<sub>HCLK</sub>/4, and f<sub>PCLK2</sub> = f<sub>HCLK</sub>/2, except is explicitly mentioned.
- The maximum values are obtained for  $V_{DD}$  = 3.6 V and maximum ambient temperature  $(T_A)$ , and the typical values for  $T_A$  = 25 °C and  $V_{DD}$  = 3.3 V unless otherwise specified.

<sup>1.</sup> Guaranteed by design, not tested in production.

<sup>2.</sup> The reset temporization is measured from the power-on (POR reset or wakeup from V<sub>BAT</sub>) to the instant when first instruction is read by the user application code.

Table 20. Typical and maximum current consumption in Run mode, code with data processing running from Flash memory (ART accelerator enabled) or RAM <sup>(1)</sup>

				Тур	Ма	x <sup>(2)</sup>		
Symbol	Parameter	Conditions	f <sub>HCLK</sub>	T <sub>A</sub> = 25 °C	T <sub>A</sub> = 85 °C	T <sub>A</sub> = 105 °C	Unit	
			168 MHz	87	102	109		
			144 MHz	67	80	86		
			120 MHz	56	69	75		
			90 MHz	44	56	62		
		(3)	60 MHz	30	42	49		
		External clock <sup>(3)</sup> , all peripherals enabled <sup>(4)(5)</sup>	30 MHz	16	28	35		
		pongnorale enables	25 MHz	12	24	31		
				16 MHz <sup>(6)</sup>	9	20	28	
			8 MHz	5	17	24		
			4 MHz	3	15	22		
	Supply current in		2 MHz	2	14	21	mA	
I <sub>DD</sub>	Run mode		168 MHz	40	54	61	IIIA	
			144 MHz	31	43	50		
			120 MHz	26	38	45		
			90 MHz	20	32	39		
		(2)	60 MHz	14	26	33		
		External clock <sup>(3)</sup> , all peripherals disabled <sup>(4)(5)</sup>	30 MHz	8	20	27		
			25 MHz	6	18	25		
			16 MHz <sup>(6)</sup>	5	16	24		
			8 MHz	3	15	22		
			4 MHz	2	14	21		
			2 MHz	2	14	21		

<sup>1.</sup> Code and data processing running from SRAM1 using boot pins.

6. In this case HCLK = system clock/2.

<sup>2.</sup> Based on characterization, tested in production at  $V_{DD}$  max and  $f_{HCLK}$  max with peripherals enabled.

<sup>3.</sup> External clock is 4 MHz and PLL is on when  $f_{HCLK} > 25$  MHz.

<sup>4.</sup> When the ADC is ON (ADON bit set in the ADC\_CR2 register), add an additional power consumption of 1.6 mA per ADC for the analog part.

<sup>5.</sup> When analog peripheral blocks such as ADCs, DACs, HSE, LSE, HSI, or LSI are ON, an additional power consumption should be considered.

Table 21. Typical and maximum current consumption in Run mode, code with data processing running from Flash memory (ART accelerator disabled)

Symala al	Parameter	Conditions	£	Тур	Ma	ax <sup>(1)</sup>	Unit		
Symbol	Parameter	Conditions	f <sub>HCLK</sub>	T <sub>A</sub> = 25 °C	T <sub>A</sub> = 85 °C	T <sub>A</sub> = 105 °C	Unit		
			168 MHz	93	109	117			
			144 MHz	76	89	96			
			120 MHz	67	79	86			
			90 MHz	53	65	73			
		External clock <sup>(2)</sup> ,	60 MHz	37	49	56			
		all peripherals	30 MHz	20	32	39			
		enabled <sup>(3)(4)</sup>	25 MHz	16	27	35			
			16 MHz	11	23	30			
					8 MHz	6	18	25	
					4 MHz	4	16	23	
	Supply current		2 MHz	3	15	22	lΛ		
I <sub>DD</sub>	in Run mode		168 MHz	46	61	69	mA		
			144 MHz	40	52	60			
			120 MHz	37	48	56			
			90 MHz	30	42	50			
		External clock <sup>(2)</sup> ,	60 MHz	22	33	41			
		all peripherals disabled <sup>(3)(4)</sup>	30 MHz	12	24	31			
		disabled <sup>(3)(4)</sup>	25 MHz	10	21	29			
			16 MHz	7	19	26			
			8 MHz	4	16	23			
			4 MHz	3	15	22			
			2 MHz	2	14	21			

<sup>1.</sup> Based on characterization, tested in production at  $V_{DD}$  max and  $f_{HCLK}$  max with peripherals enabled.

<sup>2.</sup> External clock is 4 MHz and PLL is on when  $f_{HCLK}$  > 25 MHz.

<sup>3.</sup> When analog peripheral blocks such as (ADCs, DACs, HSE, LSE, HSI,LSI) are on, an additional power consumption should be considered

<sup>4.</sup> When the ADC is ON (ADON bit set in the ADC\_CR2 register), add an additional power consumption of 1.6 mA per ADC for the analog part.

Figure 24. Typical current consumption versus temperature, Run mode, code with data processing running from Flash (ART accelerator ON) or RAM, and peripherals OFF




Figure 25. Typical current consumption versus temperature, Run mode, code with data processing running from Flash (ART accelerator ON) or RAM, and peripherals ON




Figure 26. Typical current consumption versus temperature, Run mode, code with data processing running from Flash (ART accelerator OFF) or RAM, and peripherals OFF




Figure 27. Typical current consumption versus temperature, Run mode, code with data processing running from Flash (ART accelerator OFF) or RAM, and peripherals ON




Table 22. Typical and maximum current consumption in Sleep mode

				Тур	Max	x <sup>(1)</sup>	
Symbol	Parameter	Conditions	f <sub>HCLK</sub>	T <sub>A</sub> = 25 °C	T <sub>A</sub> = 85 °C	T <sub>A</sub> = 105 °C	Unit
			168 MHz	59	77	84	
			144 MHz	46	61	67	
			120 MHz	38	53	60	
			90 MHz	30	44	51	
		(2)	60 MHz	20	34	41	
		External clock <sup>(2)</sup> , all peripherals enabled <sup>(3)</sup>	30 MHz	11	24	31	
		all peripriorate enabled	25 MHz	8	21	28	
			16 MHz	6	18	25	
			8 MHz	3	16	23	
			4 MHz	2	15	22	
,	Supply current in		2 MHz	2	14	21	A
I <sub>DD</sub>	Sleep mode		168 MHz	12	27	35	mA
			144 MHz	9	22	29	
			120 MHz	8	20	28	
			90 MHz	7	19	26	
		(0)	60 MHz	5	17	24	
		External clock <sup>(2)</sup> , all peripherals disabled	30 MHz	3	16	23	
		parial diodolog	25 MHz	2	15	22	
			16 MHz	2	14	21	
			8 MHz	1	14	21	
			4 MHz	1	13	21	
			2 MHz	1	13	21	

<sup>1.</sup> Based on characterization, tested in production at  $V_{DD}$  max and  $f_{HCLK}$  max with peripherals enabled.

<sup>2.</sup> External clock is 4 MHz and PLL is on when  $f_{HCLK}$  > 25 MHz.

<sup>3.</sup> Add an additional power consumption of 1.6 mA per ADC for the analog part. In applications, this consumption occurs only while the ADC is ON (ADON bit is set in the ADC\_CR2 register).

Table 23. Typical and maximum current consumptions in Stop mode

			Тур		Max		
Symbol	Parameter	Conditions	T <sub>A</sub> = 25 °C	T <sub>A</sub> = 25 °C	T <sub>A</sub> = 85 °C	T <sub>A</sub> = 105 °C	Unit
Stop mowith main regulator Run mod	current in	Flash in Stop mode, low-speed and high- speed internal RC oscillators and high-speed oscillator OFF (no independent watchdog)	0.45	1.5	11.00	20.00	
	with main regulator in Run mode	Flash in Deep power down mode, low-speed and high-speed internal RC oscillators and high-speed oscillator OFF (no independent watchdog)	0.40	1.5	11.00	20.00	mA
	Supply current in Stop mode	Flash in Stop mode, low-speed and high- speed internal RC oscillators and high-speed oscillator OFF (no independent watchdog)	0.31	1.1	8.00	15.00	IIIA
	with main regulator in Low Power mode	Flash in Deep power down mode, low-speed and high-speed internal RC oscillators and high-speed oscillator OFF (no independent watchdog)	0.28	1.1	8.00	15.00	

Table 24. Typical and maximum current consumptions in Standby mode

				Тур		Ма	x <sup>(1)</sup>	Unit
Symbol	Parameter	Conditions	1	- <sub>A</sub> = 25 °(	C	T <sub>A</sub> = 85 °C	T <sub>A</sub> = 105 °C	Unit
			V <sub>DD</sub> = 1.8 V	V <sub>DD</sub> = 2.4 V	V <sub>DD</sub> = 3.3 V	V <sub>DD</sub> =	= 3.6 V	
		Backup SRAM ON, low- speed oscillator and RTC ON	3.0	3.4	4.0	20	36	
	Supply current in Standby	Backup SRAM OFF, low- speed oscillator and RTC ON	2.4	2.7	3.3	16	32	
00_0.0.	mode	Backup SRAM ON, RTC OFF	2.4	2.6	3.0	12.5	24.8	μА
		Backup SRAM OFF, RTC OFF	1.7	1.9	2.2	9.8	19.2	


<sup>1.</sup> Based on characterization, not tested in production.

Table 25. Typical and maximum current consumptions in  $V_{\text{BAT}}$  mode

				Тур		Ма	x <sup>(1)</sup>	
Symbol	Parameter	Conditions	1	A = 25 °	C	T <sub>A</sub> = 85 °C	T <sub>A</sub> = 105 °C	Unit
			V <sub>BAT</sub> = 1.8 V	V <sub>BAT</sub> = 2.4 V	V <sub>BAT</sub> = 3.3 V	V <sub>BAT</sub> =	= 3.6 V	
	Dooleun	Backup SRAM ON, low-speed oscillator and RTC ON	1.29	1.42	1.68	6	11	
I <sub>DD_VBA</sub> Backup domain supply current	domain	Backup SRAM OFF, low-speed oscillator and RTC ON	0.62	0.73	0.96	3	5	μA
	current	Backup SRAM ON, RTC OFF	0.79	0.81	0.86	5	10	
		Backup SRAM OFF, RTC OFF	0.10	0.10	0.10	2	4	

<sup>1.</sup> Based on characterization, not tested in production.

Figure 28. Typical V<sub>BAT</sub> current consumption (LSE and RTC ON/backup RAM OFF)






Figure 29. Typical V<sub>BAT</sub> current consumption (LSE and RTC ON/backup RAM ON)

#### I/O system current consumption

The current consumption of the I/O system has two components: static and dynamic.

I/O static current consumption

All the I/Os used as inputs with pull-up generate current consumption when the pin is externally held low. The value of this current consumption can be simply computed by using the pull-up/pull-down resistors values given in *Table 47: I/O static characteristics*.

For the output pins, any external pull-down or external load must also be considered to estimate the current consumption.

Additional I/O current consumption is due to I/Os configured as inputs if an intermediate voltage level is externally applied. This current consumption is caused by the input Schmitt trigger circuits used to discriminate the input value. Unless this specific configuration is required by the application, this supply current consumption can be avoided by configuring these I/Os in analog mode. This is notably the case of ADC input pins which should be configured as analog inputs.

#### Caution:

Any floating input pin can also settle to an intermediate voltage level or switch inadvertently, as a result of external electromagnetic noise. To avoid current consumption related to floating pins, they must either be configured in analog mode, or forced internally to a definite digital value. This can be done either by using pull-up/down resistors or by configuring the pins in output mode.

I/O dynamic current consumption

In addition to the internal peripheral current consumption measured previously (see *Table 27: Peripheral current consumption*), the I/Os used by an application also contribute to the current consumption. When an I/O pin switches, it uses the current from the MCU

supply voltage to supply the I/O pin circuitry and to charge/discharge the capacitive load (internal or external) connected to the pin:

$$I_{SW} = V_{DD} \times f_{SW} \times C$$

where

 $I_{SW}$  is the current sunk by a switching I/O to charge/discharge the capacitive load  $V_{DD}$  is the MCU supply voltage

 $f_{SW}$  is the I/O switching frequency

C is the total capacitance seen by the I/O pin: C =  $C_{INT}$ +  $C_{EXT}$ 

The test pin is configured in push-pull output mode and is toggled by software at a fixed frequency.



Table 26. Switching output I/O current consumption

Symbol	Parameter	Conditions <sup>(1)</sup>	I/O toggling frequency (f <sub>SW</sub> )	Тур	Unit
			2 MHz	0.02	
		$V_{DD} = 3.3 V^{(2)}$	8 MHz	0.14	
		$C = C_{INT}$	25 MHz	0.51	
			50 MHz	0.86	
			60 MHz	1.30	
			2 MHz	0.10	
		V <sub>DD</sub> = 3.3 V	8 MHz	0.38	
		C <sub>EXT</sub> = 0 pF	25 MHz	1.18	
		$C = C_{INT} + C_{EXT} + C_{S}$	50 MHz	2.47	
			60 MHz	2.86	
			2 MHz	0.17	
	I/O switching	V <sub>DD</sub> = 3.3 V	8 MHz	0.66	
I <sub>DDIO</sub>	current	C <sub>EXT</sub> = 10 pF	25 MHz	1.70	mA
		$C = C_{INT} + C_{EXT} + C_{S}$	50 MHz	2.65	
			60 MHz	3.48	
			2 MHz	0.23	
		V <sub>DD</sub> = 3.3 V	8 MHz	0.95	
		C <sub>EXT</sub> = 22 pF	25 MHz	3.20	
		$C = C_{INT} + C_{EXT} + C_{S}$	50 MHz	4.69	
			60 MHz	8.06	
			2 MHz	0.30	
		V <sub>DD</sub> = 3.3 V	8 MHz	1.22	
		C <sub>EXT</sub> = 33 pF	25 MHz	3.90	
		$C = C_{INT} + C_{EXT} + C_{S}$	50 MHz	8.82	
			60 MHz	_(3)	

<sup>1.</sup>  $C_S$  is the PCB board capacitance including the pad pin.  $C_S$  = 7 pF (estimated value).

<sup>2.</sup> This test is performed by cutting the LQFP package pin (pad removal).

<sup>3.</sup> At 60 MHz, C maximum load is specified 30 pF.

### On-chip peripheral current consumption

The current consumption of the on-chip peripherals is given in *Table 27*. The MCU is placed under the following conditions:

- At startup, all I/O pins are configured as analog pins by firmware.
- All peripherals are disabled unless otherwise mentioned
- The code is running from Flash memory and the Flash memory access time is equal to 5 wait states at 168 MHz.
- The code is running from Flash memory and the Flash memory access time is equal to 4 wait states at 144 MHz, and the power scale mode is set to 2.
- ART accelerator and Cache off.
- The given value is calculated by measuring the difference of current consumption
  - with all peripherals clocked off
  - with one peripheral clocked on (with only the clock applied)
- When the peripherals are enabled: HCLK is the system clock, f<sub>PCLK1</sub> = f<sub>HCLK</sub>/4, and f<sub>PCLK2</sub> = f<sub>HCLK</sub>/2.
- The typical values are obtained for V<sub>DD</sub> = 3.3 V and T<sub>A</sub>= 25 °C, unless otherwise specified.

Table 27. Peripheral current consumption

	Peripheral <sup>(1)</sup>	168 MHz	144 MHz	Unit
	GPIO A	0.49	0.36	
	GPIO B	0.45	0.33	
	GPIO C	0.45	0.34	
	GPIO D	0.45	0.34	
	GPIO E	0.47	0.35	
	GPIO F	0.45	0.33	
	GPIO G	0.44	0.33	
	GPIO H	0.45	0.34	
AHB1	GPIO I	0.44	0.33	mA
	OTG_HS + ULPI	4.57	3.55	
	CRC	0.07	0.06	
	BKPSRAM	0.11	0.08	
	DMA1	6.15	4.75	
	DMA2	6.24	4.8	
	ETH_MAC + ETH_MAC_TX ETH_MAC_RX ETH_MAC_PTP	3.28	2.54	
AHB2	OTG_FS	4.59	3.69	m 1
ANDZ	DCMI	1.04	0.80	- mA

Table 27. Peripheral current consumption (continued)

	Peripheral <sup>(1)</sup>	168 MHz	144 MHz	Unit
AHB3	FSMC	2.18	1.67	
	TIM2	0.80	0.61	
	TIM3	0.58	0.44	
	TIM4	0.62	0.48	
	TIM5	0.79	0.61	1
	TIM6	0.15	0.11	
	TIM7	0.16	0.12	
	TIM12	0.33	0.26	
	TIM13	0.27	0.21	
	TIM14	0.27	0.21	
	PWR	0.04	0.03	
	USART2	0.17	0.13	
	USART3	0.17	0.13	
	UART4	0.17	0.13	mA
APB1	UART5	0.17	0.13	
	I2C1	0.17	0.13	
	I2C2	0.18	0.13	
	I2C3	0.18	0.13	
	SPI2/I2S2 <sup>(2)</sup>	0.17/0.16	0.13/0.12	
	SPI3/I2S3 <sup>(2)</sup>	0.16/0.14	0.12/0.12	
	CAN1	0.27	0.21	
	CAN2	0.26	0.20	
	DAC	0.14	0.10	
	DAC channel 1 <sup>(3)</sup>	0.91	0.89	
	DAC channel 2 <sup>(4)</sup>	0.91	0.89	
	DAC channel 1 and $2^{(3)(4)}$	1.69	1.68	
	WWDG	0.04	0.04	

F	Peripheral <sup>(1)</sup>	168 MHz	144 MHz	Unit
	SDIO	0.64	0.54	
	TIM1	1.47	1.14	
	TIM8	1.58	1.22	
	TIM9	0.68	0.54	
	TIM10	0.45	0.36	
APB2	TIM11	0.47	0.38	mA
AFB2	ADC1 <sup>(5)</sup>	2.20	2.10	
	ADC2 <sup>(5)</sup>	2.04	1.93	
	ADC3 <sup>(5)</sup>	2.10	2.00	
	SPI1	0.14	0.12	
	USART1	0.34	0.27	
	USART6	0.34	0.28	

Table 27. Peripheral current consumption (continued)

- 1. HSE oscillator with 4 MHz crystal and PLL are ON.
- 2. I2SMOD bit set in SPI\_I2SCFGR register, and then the I2SE bit set to enable I<sup>2</sup>S peripheral.
- 3. EN1 bit is set in DAC\_CR register.
- 4. EN2 bit is set in DAC\_CR register.
- 5. ADON bit set in ADC\_CR2 register.

### 5.3.7 Wakeup time from low-power mode

The wakeup times given in *Table 28* is measured on a wakeup phase with a 16 MHz HSI RC oscillator. The clock source used to wake up the device depends from the current operating mode:

- Stop or Standby mode: the clock source is the RC oscillator
- Sleep mode: the clock source is the clock that was set before entering Sleep mode.

All timings are derived from tests performed under ambient temperature and  $V_{DD}$  supply voltage conditions summarized in *Table 14*.

Table 28. Low-power mode wakeup timings

Symbol	Parameter	Min <sup>(1)</sup>	Typ <sup>(1)</sup>	Max <sup>(1)</sup>	Unit
t <sub>WUSLEEP</sub> (2)	Wakeup from Sleep mode	-	1	-	μs
	Wakeup from Stop mode (regulator in Run mode)	-	13	-	
t <sub>WUSTOP</sub> (2)	Wakeup from Stop mode (regulator in low power mode)	-	17	40	us
-W0310P	Wakeup from Stop mode (regulator in low power mode and Flash memory in Deep power down mode)	-	110	-	r. C
t <sub>WUSTDBY</sub> (2)(3)	Wakeup from Standby mode	260	375	480	μs

- 1. Based on characterization, not tested in production.
- 2. The wakeup times are measured from the wakeup event to the point in which the application code reads the first instruction.
- 3.  $t_{WUSTDBY}$  minimum and maximum values are given at 105 °C and –45 °C, respectively.



#### 5.3.8 External clock source characteristics

### High-speed external user clock generated from an external source

The characteristics given in *Table 29* result from tests performed using an high-speed external clock source, and under ambient temperature and supply voltage conditions summarized in *Table 14*.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f <sub>HSE_ext</sub>	External user clock source frequency <sup>(1)</sup>		1	-	50	MHz
V <sub>HSEH</sub>	OSC_IN input pin high level voltage		0.7V <sub>DD</sub>	ı	$V_{DD}$	<b>V</b>
V <sub>HSEL</sub>	OSC_IN input pin low level voltage		$V_{SS}$	ı	$0.3V_{\mathrm{DD}}$	٧
t <sub>w(HSE)</sub>	OSC_IN high or low time <sup>(1)</sup>		5	ı	1	ns
t <sub>r(HSE)</sub>	OSC_IN rise or fall time <sup>(1)</sup>		-	ı	10	110
C <sub>in(HSF)</sub>	OSC IN input capacitance <sup>(1)</sup>		-	5	-	pF

 $V_{SS} \le V_{IN} \le V_{DD}$ 

45

55

±1

±1

uА

%

μΑ

Table 29. High-speed external user clock characteristics

OSC\_IN Input leakage current

Duty cycle

 $DuCy_{(HSE)}$ 

l<sub>l</sub>

### Low-speed external user clock generated from an external source

The characteristics given in *Table 30* result from tests performed using an low-speed external clock source, and under ambient temperature and supply voltage conditions summarized in *Table 14*.

**Symbol Parameter Conditions** Min Typ Max Unit User External clock source 1000 32.768 kHz f<sub>LSE\_ext</sub> frequency<sup>(1)</sup> OSC32 IN input pin high level  $V_{LSEH}$  $0.7V_{DD}$  $V_{DD}$ voltage V OSC32 IN input pin low level voltage  $0.3V_{DD}$  $V_{LSEL}$  $V_{SS}$  $t_{w(LSE)}$ OSC32 IN high or low time<sup>(1)</sup> 450 t<sub>f(LSE)</sub> ns t<sub>r(LSE)</sub> OSC32 IN rise or fall time(1) 50  $t_{f(LSE)}$ OSC32\_IN input capacitance(1) 5 рF C<sub>in(LSE)</sub>  $DuCy_{(LSE)}$ Duty cycle 30 70 %

Table 30. Low-speed external user clock characteristics

OSC32 IN Input leakage current

96/185 DocID022152 Rev 4

 $V_{SS} \le V_{IN} \le V_{DD}$ 

<sup>1.</sup> Guaranteed by design, not tested in production.

<sup>1.</sup> Guaranteed by design, not tested in production.





Figure 30. High-speed external clock source AC timing diagram

Figure 31. Low-speed external clock source AC timing diagram



# High-speed external clock generated from a crystal/ceramic resonator

The high-speed external (HSE) clock can be supplied with a 4 to 26 MHz crystal/ceramic resonator oscillator. All the information given in this paragraph are based on characterization results obtained with typical external components specified in *Table 31*. In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and startup stabilization time. Refer to the crystal resonator manufacturer for more details on the resonator characteristics (frequency, package, accuracy).

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f <sub>OSC_IN</sub>	Oscillator frequency		4	-	26	MHz
$R_{F}$	Feedback resistor		-	200	-	kΩ
	I <sub>DD</sub> HSE current consumption	$V_{DD}$ =3.3 V, ESR= 30 $\Omega$ , $C_L$ =5 pF@25 MHz	-	449	-	
IDD	nse current consumption	$V_{DD}$ =3.3 V, ESR= 30 $\Omega$ , $C_L$ =10 pF@25 MHz	-	532	-	μA
9 <sub>m</sub>	Oscillator transconductance	Startup	5	-	-	mA/V
t <sub>SU(HSE</sub> (3)	Startup time	V <sub>DD</sub> is stabilized	-	2	-	ms

Table 31. HSE 4-26 MHz oscillator characteristics<sup>(1)</sup> (2)

- 1. Resonator characteristics given by the crystal/ceramic resonator manufacturer.
- 2. Based on characterization, not tested in production.
- t<sub>SU(HSE)</sub> is the startup time measured from the moment it is enabled (by software) to a stabilized 8 MHz oscillation is reached. This value is measured for a standard crystal resonator and it can vary significantly with the crystal manufacturer

For  $C_{L1}$  and  $C_{L2}$ , it is recommended to use high-quality external ceramic capacitors in the 5 pF to 25 pF range (typ.), designed for high-frequency applications, and selected to match the requirements of the crystal or resonator (see *Figure 32*).  $C_{L1}$  and  $C_{L2}$  are usually the same size. The crystal manufacturer typically specifies a load capacitance which is the series combination of  $C_{L1}$  and  $C_{L2}$ . PCB and MCU pin capacitance must be included (10 pF can be used as a rough estimate of the combined pin and board capacitance) when sizing  $C_{L1}$  and  $C_{L2}$ .

Note:

For information on electing the crystal, refer to the application note AN2867 "Oscillator design guide for ST microcontrollers" available from the ST website www.st.com.




Figure 32. Typical application with an 8 MHz crystal

1. R<sub>EXT</sub> value depends on the crystal characteristics.

#### Low-speed external clock generated from a crystal/ceramic resonator

The low-speed external (LSE) clock can be supplied with a 32.768 kHz crystal/ceramic resonator oscillator. All the information given in this paragraph are based on characterization results obtained with typical external components specified in *Table 32*. In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and startup stabilization time. Refer to the crystal resonator manufacturer for more details on the resonator characteristics (frequency, package, accuracy).

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
R <sub>F</sub>	Feedback resistor		-	18.4	-	MΩ
I <sub>DD</sub>	LSE current consumption		-	-	1	μA
9 <sub>m</sub>	Oscillator Transconductance		2.8	-	-	μA/V
t <sub>SU(LSE)</sub> <sup>(2)</sup>	startup time	V <sub>DD</sub> is stabilized	-	2	-	S

Table 32. LSE oscillator characteristics ( $f_{LSE}$  = 32.768 kHz) <sup>(1)</sup>

Note: For information on electing the crystal, refer to the application note AN2867 "Oscillator design guide for ST microcontrollers" available from the ST website www.st.com.




Figure 33. Typical application with a 32.768 kHz crystal

### 5.3.9 Internal clock source characteristics

The parameters given in *Table 33* and *Table 34* are derived from tests performed under ambient temperature and  $V_{DD}$  supply voltage conditions summarized in *Table 14*.

#### High-speed internal (HSI) RC oscillator

Table 33. HSI oscillator characteristics (1)

Symbol	Parameter	Conditions		Min	Тур	Max	Unit
f <sub>HSI</sub>	Frequency			-	16	-	MHz
		User-trimmed register	User-trimmed with the RCC_CR register		-	1	%
ACC <sub>HSI</sub>	Accuracy of the HSI oscillator	Factory-	$T_A = -40 \text{ to}$ 105 °C <sup>(2)</sup>	-8	-	4.5	%
		calibrated	$T_A = -10 \text{ to } 85  ^{\circ}\text{C}^{(2)}$	-4	-	4	%
			T <sub>A</sub> = 25 °C	-1	-	1	%
t <sub>su(HSI)</sub> <sup>(3)</sup>	HSI oscillator startup time	·		-	2.2	4	μs
I <sub>DD(HSI)</sub>	HSI oscillator power consumption			-	60	80	μA

<sup>1.</sup> Guaranteed by design, not tested in production.

t<sub>SU(LSE)</sub> is the startup time measured from the moment it is enabled (by software) to a stabilized 32.768 kHz oscillation is reached. This value is measured for a standard crystal resonator and it can vary significantly with the crystal manufacturer

- 1.  $V_{DD}$  = 3.3 V,  $T_A$  = -40 to 105 °C unless otherwise specified.
- 2. Based on characterization, not tested in production.
- 3. Guaranteed by design, not tested in production.

# Low-speed internal (LSI) RC oscillator

Table 34. LSI oscillator characteristics (1)

Symbol	Parameter	Min	Тур	Max	Unit
f <sub>LSI</sub> <sup>(2)</sup>	Frequency	17	32	47	kHz
t <sub>su(LSI)</sub> (3)	LSI oscillator startup time	-	15	40	μs
I <sub>DD(LSI)</sub> <sup>(3)</sup>	LSI oscillator power consumption	-	0.4	0.6	μΑ

- 1.  $V_{DD}$  = 3 V,  $T_A$  = -40 to 105 °C unless otherwise specified.
- 2. Based on characterization, not tested in production.
- 3. Guaranteed by design, not tested in production.

# 5.3.10 PLL characteristics

The parameters given in *Table 35* and *Table 36* are derived from tests performed under temperature and  $V_{DD}$  supply voltage conditions summarized in *Table 14*.

**Table 35. Main PLL characteristics** 

Symbol	Parameter	Conditions		Min	Тур	Max	Unit
f <sub>PLL_IN</sub>	PLL input clock <sup>(1)</sup>			0.95 <sup>(2)</sup>	1	2.10	MHz
f <sub>PLL_OUT</sub>	PLL multiplier output clock			24	-	168	MHz
f <sub>PLL48_OUT</sub>	48 MHz PLL multiplier output clock				48	75	MHz
f <sub>VCO_OUT</sub>	PLL VCO output			192	-	432	MHz
t	PLL lock time	VCO freq = 192 N	1Hz	75	-	200	116
t <sub>LOCK</sub>	FLL IOCK UITIE	VCO freq = 432 N	1Hz	100	-	300	- µs
			RMS	-	25	-	
	Cycle-to-cycle jitter	System clock	peak to peak	-	±150	-	
	Period Jitter	120 MHz	RMS	-	15	-	
Jitter <sup>(3)</sup>		to	peak to peak	-	±200	-	ps
	Main clock output (MCO) for RMII Ethernet	Cycle to cycle at 50 MHz on 1000 samples		-	32	-	
	Main clock output (MCO) for MII Ethernet	Cycle to cycle at 2 on 1000 samples	25 MHz	-	40	-	1
	Bit Time CAN jitter	Cycle to cycle at on 1000 samples	1 MHz	-	330	-	
I <sub>DD(PLL)</sub> <sup>(4)</sup>	PLL power consumption on VDD	VCO freq = 192 MHz VCO freq = 432 MHz		0.15 0.45	-	0.40 0.75	mA
I <sub>DDA(PLL)</sub> <sup>(4)</sup>	PLL power consumption on VDDA	VCO freq = 192 N VCO freq = 432 N		0.30 0.55	-	0.40 0.85	mA

Take care of using the appropriate division factor M to obtain the specified PLL input clock values. The M factor is shared between PLL and PLLI2S.

- 2. Guaranteed by design, not tested in production.
- 3. The use of 2 PLLs in parallel could degraded the Jitter up to +30%.
- 4. Based on characterization, not tested in production.

Table 36. PLLI2S (audio PLL) characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f <sub>PLLI2S_IN</sub>	PLLI2S input clock <sup>(1)</sup>		0.95 <sup>(2)</sup>	1	2.10	MHz
f <sub>PLLI2S_OUT</sub>	PLLI2S multiplier output clock		-	-	216	MHz
f <sub>VCO_OUT</sub>	PLLI2S VCO output		192	-	432	MHz
t <sub>LOCK</sub>	PLLI2S lock time	VCO freq = 192 MHz	75	-	200	
	PLLI25 lock (IIIIe	VCO freq = 432 MHz	100	ı	300	μs



Symbol	Parameter	Conditions		Min	Тур	Max	Unit
		Cycle to cycle at	RMS	-	90	1	
	Master I <sup>2</sup> S clock jitter	12.288 MHz on 48KHz period, N=432, R=5	peak to peak	-	±280	-	ps
Jitter <sup>(3)</sup>	ividate i o diock jitter	Average frequency of 12.288 MHz N = 432, R = 5 on 1000 samples	f	-	90	-	ps
	WS I <sup>2</sup> S clock jitter	Cycle to cycle at 48 h on 1000 samples	KHz	-	400	ı	ps
I <sub>DD(PLLI2S)</sub> (4)	PLLI2S power consumption on V <sub>DD</sub>	VCO freq = 192 MHz VCO freq = 432 MHz		0.15 0.45	-	0.40 0.75	mA
I <sub>DDA(PLLI2S)</sub> <sup>(4)</sup>	PLLI2S power consumption on V <sub>DDA</sub>	•	VCO freq = 192 MHz VCO freq = 432 MHz		-	0.40 0.85	mA

Table 36. PLLI2S (audio PLL) characteristics (continued)

# 5.3.11 PLL spread spectrum clock generation (SSCG) characteristics

The spread spectrum clock generation (SSCG) feature allows to reduce electromagnetic interferences (see *Table 43: EMI characteristics*). It is available only on the main PLL.

Table 37. SSCG parameters constraint

Symbol	Parameter	Min	Тур	Max <sup>(1)</sup>	Unit
f <sub>Mod</sub>	Modulation frequency	-	-	10	KHz
md	Peak modulation depth	0.25	-	2	%
MODEPER * INCSTEP		-	-	2 <sup>15</sup> –1	-

<sup>1.</sup> Guaranteed by design, not tested in production.

#### Equation 1

The frequency modulation period (MODEPER) is given by the equation below:

MODEPER = round[
$$f_{PLL\ IN}/(4 \times f_{Mod})$$
]

 $f_{PLL\ IN}$  and  $f_{Mod}$  must be expressed in Hz.

As an example:

If  $f_{PLL\_IN}$  = 1 MHz, and  $f_{MOD}$  = 1 kHz, the modulation depth (MODEPER) is given by equation 1:

MODEPER = round[
$$10^6/(4 \times 10^3)$$
] = 250

<sup>1.</sup> Take care of using the appropriate division factor M to have the specified PLL input clock values.

<sup>2.</sup> Guaranteed by design, not tested in production.

<sup>3.</sup> Value given with main PLL running.

<sup>4.</sup> Based on characterization, not tested in production.

#### Equation 2

Equation 2 allows to calculate the increment step (INCSTEP):

INCSTEP = round[
$$((2^{15} - 1) \times md \times PLLN)/(100 \times 5 \times MODEPER)$$
]

f<sub>VCO OUT</sub> must be expressed in MHz.

With a modulation depth (md) = ±2 % (4 % peak to peak), and PLLN = 240 (in MHz):

INCSTEP = round[
$$((2^{15} - 1) \times 2 \times 240)/(100 \times 5 \times 250)$$
] = 126md(quantitazed)%

An amplitude quantization error may be generated because the linear modulation profile is obtained by taking the quantized values (rounded to the nearest integer) of MODPER and INCSTEP. As a result, the achieved modulation depth is quantized. The percentage quantized modulation depth is given by the following formula:

$$\text{md}_{\text{quantized}}\% = (\text{MODEPER} \times \text{INCSTEP} \times 100 \times 5) / ((2^{15} - 1) \times \text{PLLN})$$

As a result:

$$md_{quantized}\% = (250 \times 126 \times 100 \times 5)/((2^{15} - 1) \times 240) = 2.002\%(peak)$$


*Figure 35* and *Figure 36* show the main PLL output clock waveforms in center spread and down spread modes, where:

F0 is  $f_{PLL\ OUT}$  nominal.

 $T_{\text{mode}}$  is the modulation period.

md is the modulation depth.

Figure 35. PLL output clock waveforms in center spread mode






Figure 36. PLL output clock waveforms in down spread mode

# 5.3.12 Memory characteristics

# Flash memory

The characteristics are given at  $T_A$  = -40 to 105 °C unless otherwise specified.

The devices are shipped to customers with the Flash memory erased.

Table 38. Flash memory characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
	Write / Erase 8-bit mode, V <sub>DD</sub> = 1.8 V	-	5	-		
I <sub>DD</sub>	Supply current	Write / Erase 16-bit mode, V <sub>DD</sub> = 2.1 V	-	8	-	mA
		Write / Erase 32-bit mode, V <sub>DD</sub> = 3.3 V	-	12	-	

Table 39. Flash memory programming

Symbol	Parameter Conditions		Min <sup>(1)</sup>	Тур	Max <sup>(1)</sup>	Unit
t <sub>prog</sub>	Word programming time	Program/erase parallelism (PSIZE) = x 8/16/32	-	16	100 <sup>(2)</sup>	μs
		Program/erase parallelism (PSIZE) = x 8	-	400	800	
t <sub>ERASE16KB</sub>	Sector (16 KB) erase time	Program/erase parallelism (PSIZE) = x 16	-	300	600	ms
		Program/erase parallelism (PSIZE) = x 32	-	250	500	

Table 39. Flash memory programming (continued)

Symbol	Parameter	Conditions		Тур	Max <sup>(1)</sup>	Unit
		Program/erase parallelism (PSIZE) = x 8	-	1200	2400	
t <sub>ERASE64KB</sub>	Sector (64 KB) erase time	Program/erase parallelism (PSIZE) = x 16	-	700	1400	ms
		Program/erase parallelism (PSIZE) = x 32	-	550	1100	
		Program/erase parallelism (PSIZE) = x 8	-	2	4	
t <sub>ERASE128KB</sub>	Sector (128 KB) erase time	Program/erase parallelism (PSIZE) = x 16	-	1.3	2.6	S
		Program/erase parallelism (PSIZE) = x 32	-	1	2	
		Program/erase parallelism (PSIZE) = x 8	-	16	32	
t <sub>ME</sub>	Mass erase time	Program/erase parallelism (PSIZE) = x 16	-	11	22	s
		Program/erase parallelism (PSIZE) = x 32	-	8	16	
		32-bit program operation	2.7	-	3.6	V
$V_{prog}$	Programming voltage	16-bit program operation	2.1	-	3.6	V
		8-bit program operation	1.8	1	3.6	V

<sup>1.</sup> Based on characterization, not tested in production.

<sup>2.</sup> The maximum programming time is measured after 100K erase operations.

10

20

Years

Symbol	Parameter	Conditions	Min <sup>(1)</sup>	Тур	Max <sup>(1)</sup>	Unit
t <sub>prog</sub>	Double word programming		-	16	100 <sup>(2)</sup>	μs
t <sub>ERASE16KB</sub>	Sector (16 KB) erase time	Sector (16 KB) erase time T <sub>A</sub> = 0 to +40 °C		230	-	
t <sub>ERASE64KB</sub>	Sector (64 KB) erase time	V <sub>DD</sub> = 3.3 V	-	490	-	ms
t <sub>ERASE128KB</sub>	Sector (128 KB) erase time	V <sub>PP</sub> = 8.5 V	-	875	-	
t <sub>ME</sub>	Mass erase time			6.9	-	s
V <sub>prog</sub>	Programming voltage		2.7	ı	3.6	V
V <sub>PP</sub>	V <sub>PP</sub> voltage range		7	-	9	V
I <sub>PP</sub>	Minimum current sunk on the V <sub>PP</sub> pin		10	-	-	mA
t <sub>VPP</sub> (3)	Cumulative time during which V <sub>PP</sub> is applied		-	-	1	hour

Table 40. Flash memory programming with V<sub>PP</sub>

- 1. Guaranteed by design, not tested in production.
- 2. The maximum programming time is measured after 100K erase operations.
- 3. V<sub>PP</sub> should only be connected during programming/erasing.

Symbol	Parameter	Conditions	Value	Unit
Syllibol	raiailletei	Min <sup>(1)</sup>		Offic
N <sub>END</sub>	Endurance	$T_A = -40$ to +85 °C (6 suffix versions) $T_A = -40$ to +105 °C (7 suffix versions)	10	kcycles
		1 kcycle <sup>(2)</sup> at T <sub>A</sub> = 85 °C	30	

Table 41. Flash memory endurance and data retention

Data retention

#### 5.3.13 EMC characteristics

 $t_{RET}$ 

Susceptibility tests are performed on a sample basis during device characterization.

1 kcycle<sup>(2)</sup> at T<sub>A</sub> = 105 °C

10 kcycles<sup>(2)</sup> at  $T_A = 55$  °C

# Functional EMS (electromagnetic susceptibility)

While a simple application is executed on the device (toggling 2 LEDs through I/O ports). the device is stressed by two electromagnetic events until a failure occurs. The failure is indicated by the LEDs:

- **Electrostatic discharge (ESD)** (positive and negative) is applied to all device pins until a functional disturbance occurs. This test is compliant with the IEC 61000-4-2 standard.
- FTB: A burst of fast transient voltage (positive and negative) is applied to V<sub>DD</sub> and V<sub>SS</sub> through a 100 pF capacitor, until a functional disturbance occurs. This test is compliant with the IEC 61000-4-4 standard.

<sup>1.</sup> Based on characterization, not tested in production.

<sup>2.</sup> Cycling performed over the whole temperature range.

A device reset allows normal operations to be resumed.

The test results are given in *Table 42*. They are based on the EMS levels and classes defined in application note AN1709.

Table 42. EMS characteristics

Symbol	Parameter	Conditions	Level/ Class
V <sub>FESD</sub>	Voltage limits to be applied on any I/O pin to induce a functional disturbance	$V_{DD}$ = 3.3 V, LQFP176, $T_{A}$ = +25 °C, $f_{HCLK}$ = 168 MHz, conforms to IEC 61000-4-2	2B
V <sub>EFTB</sub>	Fast transient voltage burst limits to be applied through 100 pF on V <sub>DD</sub> and V <sub>SS</sub> pins to induce a functional disturbance	V <sub>DD</sub> = 3.3 V, LQFP176, T <sub>A</sub> = +25 °C, f <sub>HCLK</sub> = 168 MHz, conforms to IEC 61000-4-2	4A

### Designing hardened software to avoid noise problems

EMC characterization and optimization are performed at component level with a typical application environment and simplified MCU software. It should be noted that good EMC performance is highly dependent on the user application and the software in particular.

Therefore it is recommended that the user applies EMC software optimization and prequalification tests in relation with the EMC level requested for his application.

Software recommendations

The software flowchart must include the management of runaway conditions such as:

- Corrupted program counter
- Unexpected reset
- Critical Data corruption (control registers...)

Prequalification trials

Most of the common failures (unexpected reset and program counter corruption) can be reproduced by manually forcing a low state on the NRST pin or the Oscillator pins for 1 second.

To complete these trials, ESD stress can be applied directly on the device, over the range of specification values. When unexpected behavior is detected, the software can be hardened to prevent unrecoverable errors occurring (see application note AN1015).

#### **Electromagnetic Interference (EMI)**

The electromagnetic field emitted by the device are monitored while a simple application, executing EEMBC? code, is running. This emission test is compliant with SAE IEC61967-2 standard which specifies the test board and the pin loading.

Symbol	Parameter	Conditions	Monitored frequency band	Max vs. [f <sub>HSE</sub> /f <sub>CPU</sub> ]	Unit
				25/168 MHz	
S <sub>EMI</sub>	Peak level	V <sub>DD</sub> = 3.3 V, T <sub>A</sub> = 25 °C, LQFP176 package, conforming to SAE J1752/3 EEMBC, code running from Flash with ART accelerator enabled	0.1 to 30 MHz	32	dΒμV
			30 to 130 MHz	25	
			130 MHz to 1GHz	29	
			SAE EMI Level	4	-
		V <sub>DD</sub> = 3.3 V, T <sub>A</sub> = 25 °C, LQFP176 package, conforming to SAE J1752/3 EEMBC, code running from Flash with ART accelerator and PLL spread spectrum enabled	0.1 to 30 MHz	19	dΒμV
			30 to 130 MHz	16	
			130 MHz to 1GHz	18	
			SAE EMI level	3.5	-

Table 43. EMI characteristics

# 5.3.14 Absolute maximum ratings (electrical sensitivity)

Based on three different tests (ESD, LU) using specific measurement methods, the device is stressed in order to determine its performance in terms of electrical sensitivity.

#### Electrostatic discharge (ESD)

Electrostatic discharges (a positive then a negative pulse separated by 1 second) are applied to the pins of each sample according to each pin combination. The sample size depends on the number of supply pins in the device (3 parts × (n+1) supply pins). This test conforms to the JESD22-A114/C101 standard.

		<u> </u>				
Symbol	Ratings	Conditions	Class	Maximum value <sup>(1)</sup>	Unit	
V <sub>ESD(HBM)</sub>	Electrostatic discharge voltage (human body model)	T <sub>A</sub> = +25 °C conforming to JESD22-A114	2	2000 <sup>(2)</sup>	V	
V <sub>ESD(CDM)</sub>	Electrostatic discharge voltage (charge device model)	T <sub>A</sub> = +25 °C conforming to JESD22-C101	II	500	V	

Table 44. ESD absolute maximum ratings

- 1. Based on characterization results, not tested in production.
- 2. On  $V_{BAT}$  pin,  $V_{ESD(HBM)}$  is limited to 1000 V.

#### Static latchup

Two complementary static tests are required on six parts to assess the latchup performance:

- A supply overvoltage is applied to each power supply pin
- A current injection is applied to each input, output and configurable I/O pin

These tests are compliant with EIA/JESD 78A IC latchup standard.

Table 45. Electrical sensitivities

Symbol	Parameter	Conditions	Class
LU	Static latch-up class	T <sub>A</sub> = +105 °C conforming to JESD78A	II level A

### 5.3.15 I/O current injection characteristics

As a general rule, current injection to the I/O pins, due to external voltage below  $V_{SS}$  or above  $V_{DD}$  (for standard, 3 V-capable I/O pins) should be avoided during normal product operation. However, in order to give an indication of the robustness of the microcontroller in cases when abnormal injection accidentally happens, susceptibility tests are performed on a sample basis during device characterization.

#### Functional susceptibilty to I/O current injection

While a simple application is executed on the device, the device is stressed by injecting current into the I/O pins programmed in floating input mode. While current is injected into the I/O pin, one at a time, the device is checked for functional failures.

The failure is indicated by an out of range parameter: ADC error above a certain limit (>5 LSB TUE), out of conventional limits of induced leakage current on adjacent pins (out of 5 uA/+0 uA range), or other functional failure (for example reset, oscillator frequency deviation).

Negative induced leakage current is caused by negative injection and positive induced leakage current by positive injection.

The test results are given in *Table 46*.

Table 46. I/O current injection susceptibility

		Functional susceptibility			
Symbol	Description	Negative injection	Positive injection	Unit	
I <sub>INJ</sub> <sup>(1)</sup>	Injected current on all FT pins	<b>-</b> 5	+0	mA	
'INJ` ′	Injected current on any other pin	<b>-</b> 5	+5	IIIA	

It is recommended to add a Schottky diode (pin to ground) to analog pins which may potentially inject negative currents.

# 5.3.16 I/O port characteristics

#### General input/output characteristics

Unless otherwise specified, the parameters given in *Table 47* are derived from tests performed under the conditions summarized in *Table 14*. All I/Os are CMOS and TTL compliant.

Symbol	Parameter	•	Conditions	Min	Тур	Max	Unit
$V_{IL}$	Input low level voltage		TTL ports	-	-	0.8	
$V_{IH}^{(1)}$	Input high level voltage		$2.7 \text{ V} \le \text{V}_{DD} \le 3.6 \text{ V}$	2.0	-	-	
V <sub>IL</sub>	Input low level voltage		01100	-	-	0.3V <sub>DD</sub>	V
V <sub>IH</sub> <sup>(1)</sup>	Input high level voltage		CMOS ports $1.8 \text{ V} \le \text{V}_{DD} \le 3.6 \text{ V}$	0.7V <sub>DD</sub>	-	-	
* IH	input night level voltage		DD	0.7 4 00	-	-	
	I/O Schmitt trigger voltage	e hysteresis <sup>(2)</sup>		-	200	-	
$V_{hys}$	IO FT Schmitt trigger volta hysteresis <sup>(2)</sup>	age	$V_{SS} \le V_{IN} \le V_{DD}$	5% V <sub>DD</sub> <sup>(3)</sup>	1	-	mV
,	I/O input leakage current	(4)	$V_{SS} \le V_{IN} \le V_{DD}$	±1			
I <sub>lkg</sub>	I/O FT input leakage curre	ent <sup>(4)</sup>	V <sub>IN</sub> = 5 V	3		3	μA
R <sub>PU</sub>	Weak pull-up equivalent resistor <sup>(5)</sup>	All pins except for PA10 and PB12	$V_{IN} = V_{SS}$	30	40	50	
		PA10 and PB12		8	11	15	- kΩ
R <sub>PD</sub>	Weak pull-down equivalent resistor	All pins except for PA10 and PB12	$V_{IN} = V_{DD}$	30	40	50	- K22
		PA10 and PB12		8	11	15	
C <sub>IO</sub> <sup>(6)</sup>	I/O pin capacitance				5		pF

Table 47. I/O static characteristics

All I/Os are CMOS and TTL compliant (no software configuration required). Their characteristics cover more than the strict CMOS-technology or TTL parameters.

## **Output driving current**

The GPIOs (general purpose input/outputs) can sink or source up to  $\pm 8$  mA, and sink or source up to  $\pm 20$  mA (with a relaxed  $V_{OL}/V_{OH}$ ) except PC13, PC14 and PC15 which can sink or source up to  $\pm 3$ mA. When using the PC13 to PC15 GPIOs in output mode, the speed should not exceed 2 MHz with a maximum load of 30 pF.

<sup>1.</sup> Tested in production.

<sup>2.</sup> Hysteresis voltage between Schmitt trigger switching levels. Based on characterization, not tested in production.

<sup>3.</sup> With a minimum of 100 mV.

<sup>4.</sup> Leakage could be higher than the maximum value, if negative current is injected on adjacent pins.

Pull-up and pull-down resistors are designed with a true resistance in series with a switchable PMOS/NMOS. This MOS/NMOS contribution to the series resistance is minimum (~10% order).

<sup>6.</sup> Guaranteed by design, not tested in production.

In the user application, the number of I/O pins which can drive current must be limited to respect the absolute maximum rating specified in *Section 5.2*. In particular:

- The sum of the currents sourced by all the I/Os on V<sub>DD</sub>, plus the maximum Run consumption of the MCU sourced on V<sub>DD</sub>, cannot exceed the absolute maximum rating I<sub>VDD</sub> (see *Table 12*).
- The sum of the currents sunk by all the I/Os on V<sub>SS</sub> plus the maximum Run consumption of the MCU sunk on V<sub>SS</sub> cannot exceed the absolute maximum rating I<sub>VSS</sub> (see *Table 12*).

### **Output voltage levels**

Unless otherwise specified, the parameters given in *Table 48* are derived from tests performed under ambient temperature and  $V_{DD}$  supply voltage conditions summarized in *Table 14*. All I/Os are CMOS and TTL compliant.

Table 48. Output voltage characteristics<sup>(1)</sup>

Symbol	Parameter	Conditions	Min	Max	Unit	
V <sub>OL</sub> <sup>(2)</sup>	Output low level voltage for an I/O pin when 8 pins are sunk at same time	CMOS port	-	0.4	V	
V <sub>OH</sub> <sup>(3)</sup>	Output high level voltage for an I/O pin when 8 pins are sourced at same time	2.7 V < V <sub>DD</sub> < 3.6 V	V <sub>DD</sub> -0.4	-	v	
V <sub>OL</sub> <sup>(2)</sup>	Output low level voltage for an I/O pin when 8 pins are sunk at same time	TTL port I <sub>IO</sub> =+ 8mA	-	0.4	V	
V <sub>OH</sub> <sup>(3)</sup>	Output high level voltage for an I/O pin when 8 pins are sourced at same time	2.7 V < V <sub>DD</sub> < 3.6 V	2.4	-	V	
V <sub>OL</sub> <sup>(2)(4)</sup>	Output low level voltage for an I/O pin when 8 pins are sunk at same time	I <sub>IO</sub> = +20 mA	-	1.3	V	
V <sub>OH</sub> <sup>(3)(4)</sup>	Output high level voltage for an I/O pin when 8 pins are sourced at same time	2.7 V < V <sub>DD</sub> < 3.6 V	V <sub>DD</sub> -1.3	-	V	
V <sub>OL</sub> <sup>(2)(4)</sup>	Output low level voltage for an I/O pin when 8 pins are sunk at same time	I <sub>IO</sub> = +6 mA	-	0.4	V	
V <sub>OH</sub> <sup>(3)(4)</sup>	Output high level voltage for an I/O pin when 8 pins are sourced at same time	2 V < V <sub>DD</sub> < 2.7 V	V <sub>DD</sub> -0.4	-	V	

PC13, PC14, PC15 and PI8 are supplied through the power switch. Since the switch only sinks a limited amount of current (3 mA), the use of GPIOs PC13 to PC15 and PI8 in output mode is limited: the speed should not exceed 2 MHz with a maximum load of 30 pF and these I/Os must not be used as a current source (e.g. to drive an LED).

#### Input/output AC characteristics

The definition and values of input/output AC characteristics are given in *Figure 37* and *Table 49*, respectively.



The I<sub>IO</sub> current sunk by the device must always respect the absolute maximum rating specified in *Table 12* and the sum of I<sub>IO</sub> (I/O ports and control pins) must not exceed I<sub>VSS</sub>.

<sup>3.</sup> The  $I_{\rm IO}$  current sourced by the device must always respect the absolute maximum rating specified in *Table 12* and the sum of  $I_{\rm IO}$  (I/O ports and control pins) must not exceed  $I_{\rm VDD}$ .

<sup>4.</sup> Based on characterization data, not tested in production.

Unless otherwise specified, the parameters given in *Table 49* are derived from tests performed under the ambient temperature and  $V_{DD}$  supply voltage conditions summarized in *Table 14*.

Table 49. I/O AC characteristics<sup>(1)(2)(3)</sup>

OSPEEDRy [1:0] bit value <sup>(1)</sup>	Symbol	Parameter	Conditions	Min	Тур	Max	Unit	
			$C_L = 50 \text{ pF}, V_{DD} > 2.70 \text{ V}$	-	-	2		
	_	Maximum frequency <sup>(4)</sup>	C <sub>L</sub> = 50 pF, V <sub>DD &gt;</sub> 1.8 V	-	-	2	NAL 1-	
	f <sub>max(IO)out</sub>	Maximum frequency	C <sub>L</sub> = 10 pF, V <sub>DD &gt;</sub> 2.70 V	-	-	TBD	MHz	
00			C <sub>L</sub> = 10 pF, V <sub>DD &gt;</sub> 1.8 V	-	-	TBD		
	t <sub>f(IO)out</sub>	Output high to low level fall time	C <sub>L</sub> = 50 pF, V <sub>DD</sub> = 1.8 V to	-	-	TBD	ns	
	t <sub>r(IO)out</sub>	Output low to high level rise time	3.6 V	-	-	TBD	115	
			C <sub>L</sub> = 50 pF, V <sub>DD &gt;</sub> 2.70 V	-	-	25	MHz	
	f <sub>max(IO)out</sub>	Maximum frequency <sup>(4)</sup>	C <sub>L</sub> = 50 pF, V <sub>DD &gt;</sub> 1.8 V	-	-	12.5 <sup>(5)</sup>		
		Maximum frequency	C <sub>L</sub> = 10 pF, V <sub>DD &gt;</sub> 2.70 V	-	-	50 <sup>(5)</sup>		
01			C <sub>L</sub> = 10 pF, V <sub>DD &gt;</sub> 1.8 V	-	-	TBD		
U1	4	Output high to low level fall	C <sub>L</sub> = 50 pF, V <sub>DD</sub> < 2.7 V	-	-	TBD	ns ns	
	t <sub>f(IO)out</sub>	time	C <sub>L</sub> = 10 pF, V <sub>DD</sub> > 2.7 V	-	-	TBD		
	I-(10)	Output low to high level rise	C <sub>L</sub> = 50 pF, V <sub>DD</sub> < 2.7 V	-	-	TBD		
		time	C <sub>L</sub> = 10 pF, V <sub>DD</sub> > 2.7 V	-	-	TBD		
			C <sub>L</sub> = 40 pF, V <sub>DD &gt;</sub> 2.70 V	-	-	50 <sup>(5)</sup>		
	_	Maximum frequency <sup>(4)</sup>	C <sub>L</sub> = 40 pF, V <sub>DD &gt;</sub> 1.8 V	-	-	25	NAL 1-	
	f <sub>max(IO)out</sub>	Maximum frequency	C <sub>L</sub> = 10 pF, V <sub>DD &gt;</sub> 2.70 V	-	-	100 <sup>(5)</sup>	MHz	
			C <sub>L</sub> = 10 pF, V <sub>DD &gt;</sub> 1.8 V	-	-	TBD		
10	t <sub>f(IO)out</sub>	Output high to low level fall time	C <sub>L</sub> = 50 pF, 2.4 < V <sub>DD</sub> < 2.7 V	-	-	TBD		
		unic	C <sub>L</sub> = 10 pF, V <sub>DD</sub> > 2.7 V	-	-	TBD	ns	
	t <sub>r(IO)out</sub>	Output low to high level rise time	C <sub>L</sub> = 50 pF, 2.4 < V <sub>DD</sub> < 2.7 V	-	-	TBD		
			$C_L = 10 \text{ pF}, V_{DD} > 2.7 \text{ V}$	-	-	TBD		

OSPEEDRy [1:0] bit value <sup>(1)</sup>	Symbol	Parameter	Conditions	Min	Тур	Max	Unit
			C <sub>L</sub> = 30 pF, V <sub>DD &gt;</sub> 2.70 V	-	-	100 <sup>(5)</sup>	
	F <sub>max(IO)ou</sub>	Maximum frequency <sup>(4)</sup>	C <sub>L</sub> = 30 pF, V <sub>DD &gt;</sub> 1.8 V	-	-	50 <sup>(5)</sup>	MHz
	t		C <sub>L</sub> = 10 pF, V <sub>DD &gt;</sub> 2.70 V	-	-	200 <sup>(5)</sup>	
	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	-	TBD				
11	[f(10)t			-	-	TBD	
	, ,	ume	C <sub>L</sub> = 10 pF, V <sub>DD</sub> > 2.7 V	-	-	TBD	no
	Output low to high level rise time	C <sub>L</sub> = 20 pF, 2.4 < V <sub>DD</sub> < 2.7 V	-	-	TBD	ns	
			C <sub>L</sub> = 10 pF, V <sub>DD</sub> > 2.7 V	-	-	TBD	
-	t <sub>EXTIpw</sub>	Pulse width of external signals detected by the EXTI controller		10	-	-	ns

Table 49. I/O AC characteristics<sup>(1)(2)(3)</sup> (continued)

- 3. TBD stands for "to be defined".
- 4. The maximum frequency is defined in Figure 37.
- 5. For maximum frequencies above 50 MHz, the compensation cell should be used.

EXTERNAL  $t_r(IO)$ out  $t_r(IO)$ 

Figure 37. I/O AC characteristics definition

# 5.3.17 NRST pin characteristics

The NRST pin input driver uses CMOS technology. It is connected to a permanent pull-up resistor, R<sub>PLI</sub> (see *Table 47*).

Unless otherwise specified, the parameters given in *Table 50* are derived from tests performed under the ambient temperature and  $V_{DD}$  supply voltage conditions summarized in *Table 14*.

<sup>1.</sup> Based on characterization data, not tested in production.

The I/O speed is configured using the OSPEEDRy[1:0] bits. Refer to the STM32F20/21xxx reference manual for a description of the GPIOx\_SPEEDR GPIO port output speed register.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V <sub>IL(NRST)</sub> <sup>(1)</sup>	NRST Input low level voltage	TTL ports	-	-	0.8	
V <sub>IH(NRST)</sub> <sup>(1)</sup>	NRST Input high level voltage	2.7 V ≤ V <sub>DD</sub> ≤ 3.6 V	2	1	-	V
V <sub>IL(NRST)</sub> <sup>(1)</sup>	NRST Input low level voltage	CMOS ports	ı		0.3V <sub>DD</sub>	V
V <sub>IH(NRST)</sub> <sup>(1)</sup>	NRST Input high level voltage	1.8 V ≤ V <sub>DD</sub> ≤ 3.6 V	0.7V <sub>DD</sub>		ı	
V <sub>hys(NRST)</sub>	NRST Schmitt trigger voltage hysteresis		-	200	-	mV
R <sub>PU</sub>	Weak pull-up equivalent resistor <sup>(2)</sup>	$V_{IN} = V_{SS}$	30	40	50	kΩ
V <sub>F(NRST)</sub> <sup>(1)</sup>	NRST Input filtered pulse		-	-	100	ns
V <sub>NF(NRST)</sub> <sup>(1)</sup>	NRST Input not filtered pulse	V <sub>DD</sub> > 2.7 V	300	1	-	ns
T <sub>NRST_OUT</sub>	Generated reset pulse duration	Internal Reset source	20	-	-	μs

Table 50. NRST pin characteristics

The pull-up is designed with a true resistance in series with a switchable PMOS. This PMOS contribution to the series resistance must be minimum (~10% order).




Figure 38. Recommended NRST pin protection

- 1. The reset network protects the device against parasitic resets.
- The user must ensure that the level on the NRST pin can go below the V<sub>IL(NRST)</sub> max level specified in Table 50. Otherwise the reset is not taken into account by the device.

## 5.3.18 TIM timer characteristics

The parameters given in *Table 51* and *Table 52* are guaranteed by design.

Refer to Section 5.3.16: I/O port characteristics for details on the input/output alternate function characteristics (output compare, input capture, external clock, PWM output).

<sup>1.</sup> Guaranteed by design, not tested in production.

Table 51. Characteristics of TIMx connected to the APB1 domain<sup>(1)</sup>

Symbol	Parameter	Conditions	Min	Max	Unit
		AHB/APB1	1	-	t <sub>TIMxCLK</sub>
t <sub>res(TIM)</sub>	Timer resolution time	prescaler distinct from 1, f <sub>TIMxCLK</sub> = 84 MHz	11.9	-	ns
		AHB/APB1	1	-	t <sub>TIMxCLK</sub>
		prescaler = 1, f <sub>TIMxCLK</sub> = 42 MHz	23.8	-	ns
f	Timer external clock		0	$f_{TIMxCLK}/2$	MHz
'EXT	fext frequency on CH1 to CH4		0	42	MHz
Res <sub>TIM</sub>	Timer resolution	1	-	16/32	bit
	16-bit counter clock		1	65536	t <sub>TIMxCLK</sub>
toouwe	period when internal clock is selected	f <sub>TIMxCLK</sub> = 84 MHz APB1= 42 MHz	0.0119	780	μs
<sup>t</sup> COUNTER	32-bit counter clock		1	-	t <sub>TIMxCLK</sub>
	period when internal clock is selected		0.0119	51130563	μs
+	Maximum possible count		-	65536 × 65536	t <sub>TIMxCLK</sub>
t <sub>MAX_COUNT</sub>	Maximum possible count		-	51.1	S

<sup>1.</sup> TIMx is used as a general term to refer to the TIM2, TIM3, TIM4, TIM5, TIM6, TIM7, and TIM12 timers.

Symbol	Parameter	Conditions	Min	Max	Unit
		AHB/APB2	1	-	t <sub>TIMxCLK</sub>
t <sub>res(TIM)</sub>	Timer resolution time	prescaler distinct from 1, f <sub>TIMxCLK</sub> = 168 MHz	5.95	-	ns
		AHB/APB2	1	ì	t <sub>TIMxCLK</sub>
		prescaler = 1, f <sub>TIMxCLK</sub> = 84 MHz	11.9	ı	ns
	Timer external clock		0	f <sub>TIMxCLK</sub> /2	MHz
f <sub>EXT</sub>	frequency on CH1 to CH4		0	84	MHz
Res <sub>TIM</sub>	Timer resolution	f <sub>TIMxCLK</sub> = 168 MHz	-	16	bit
t <sub>COUNTER</sub>	16-bit counter clock period when internal clock is selected	APB2 = 84 MHz	1	65536	t <sub>TIMxCLK</sub>
t <sub>MAX_COUNT</sub>	Maximum possible count		-	32768	t <sub>TIMxCLK</sub>

Table 52. Characteristics of TIMx connected to the APB2 domain<sup>(1)</sup>

## 5.3.19 Communications interfaces

# I<sup>2</sup>C interface characteristics

The STM32F405xx and STM32F407xx  $I^2C$  interface meets the requirements of the standard  $I^2C$  communication protocol with the following restrictions: the I/O pins SDA and SCL are mapped to are not "true" open-drain. When configured as open-drain, the PMOS connected between the I/O pin and  $V_{DD}$  is disabled, but is still present.

The I<sup>2</sup>C characteristics are described in *Table 53*. Refer also to *Section 5.3.16*: I/O port characteristics for more details on the input/output alternate function characteristics (SDA and SCL).

Symbol	Davamatar	Standard mode I <sup>2</sup> C <sup>(1)</sup>		Fast mode	Unit		
Symbol	Parameter	Min	Max	Min	Max	Unit	
t <sub>w(SCLL)</sub>	SCL clock low time	4.7	-	1.3	-		
t <sub>w(SCLH)</sub>	SCL clock high time	4.0	-	0.6	-	μs	
t <sub>su(SDA)</sub>	SDA setup time	250	-	100	-		
t <sub>h(SDA)</sub>	SDA data hold time	0 <sup>(3)</sup>	-	0	900 <sup>(4)</sup>		
t <sub>r(SDA)</sub> t <sub>r(SCL)</sub>	SDA and SCL rise time	-	1000	20 + 0.1C <sub>b</sub>	300	ns	
t <sub>f(SDA)</sub> t <sub>f(SCL)</sub>	SDA and SCL fall time	-	300	-	300		

Table 53. I<sup>2</sup>C characteristics

<sup>1.</sup> TIMx is used as a general term to refer to the TIM1, TIM8, TIM9, TIM10, and TIM11 timers.

Symbol	Parameter	Standard mode I <sup>2</sup> C <sup>(1)</sup>		Fast mode	Unit	
Symbol	Farameter	Min	Max	Min	Max	Oilit
t <sub>h(STA)</sub>	Start condition hold time	4.0	-	0.6	-	
t <sub>su(STA)</sub>	Repeated Start condition setup time	4.7	-	0.6	-	μs
t <sub>su(STO)</sub>	Stop condition setup time	4.0	-	0.6	-	μs
t <sub>w(STO:STA)</sub>	Stop to Start condition time (bus free)	4.7	-	1.3	-	μs
C <sub>b</sub>	Capacitive load for each bus line	-	400	-	400	pF

Table 53. I<sup>2</sup>C characteristics (continued)

- 1. Guaranteed by design, not tested in production.
- 2. f<sub>PCLK1</sub> must be at least 2 MHz to achieve standard mode I<sup>2</sup>C frequencies. It must be at least 4 MHz to achieve fast mode I<sup>2</sup>C frequencies, and a multiple of 10 MHz to reach the 400 kHz maximum I<sup>2</sup>C fast mode clock.
- The device must internally provide a hold time of at least 300 ns for the SDA signal in order to bridge the undefined region of the falling edge of SCL.
- The maximum data hold time has only to be met if the interface does not stretch the low period of SCL signal.




Figure 39. I<sup>2</sup>C bus AC waveforms and measurement circuit

- 1. Rs= series protection resistor.
- 2. Rp = external pull-up resistor.
- 3. VDD\_I2C is the I2C bus power supply.

£ ((d.l)	I2C_CCR value
f <sub>SCL</sub> (kHz)	$R_P = 4.7 \text{ k}\Omega$
400	0x8019
300	0x8021
200	0x8032
100	0x0096
50	0x012C
20	0x02EE

Table 54. SCL frequency  $(f_{PCLK1} = 42 \text{ MHz.}, V_{DD} = 3.3 \text{ V})^{(1)(2)}$ 

#### **SPI** interface characteristics

Unless otherwise specified, the parameters given in *Table 55* for SPI are derived from tests performed under the ambient temperature,  $f_{PCLKx}$  frequency and  $V_{DD}$  supply voltage conditions summarized in *Table 14* with the following configuration:

- Output speed is set to OSPEEDRy[1:0] = 10
- Capacitive load C = 30 pF
- Measurement points are done at CMOS levels: 0.5 V<sub>DD</sub>

Refer to Section 5.3.16: I/O port characteristics for more details on the input/output alternate function characteristics (NSS, SCK, MOSI, MISO).

Table 55. SPI dynamic characteristics<sup>(1)</sup>

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f <sub>SCK</sub>		Master mode, SPI1, 2.7V < V <sub>DD</sub> < 3.6V			42	
ISCK	SPI clock frequency	Slave mode, SPI1, 2.7V < V <sub>DD</sub> < 3.6V	-	- 42 MHz		
1/+	3F1 clock frequency	Master mode, SPI1/2/3, 1.7V < V <sub>DD</sub> < 3.6V			21	IVII IZ
1/t <sub>c(SCK)</sub>		Slave mode, SPI1/2/3, 1.7V < V <sub>DD</sub> < 3.6V	-		42	
Duty(SCK)	Duty cycle of SPI clock frequency	Slave mode	30	50	70	%

<sup>1.</sup>  $R_P$  = External pull-up resistance,  $f_{SCL} = I^2C$  speed,

<sup>2.</sup> For speeds around 200 kHz, the tolerance on the achieved speed is of  $\pm 5\%$ . For other speed ranges, the tolerance on the achieved speed  $\pm 2\%$ . These variations depend on the accuracy of the external components used to design the application.

Table 55. SPI dynamic characteristics<sup>(1)</sup> (continued)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
t <sub>w(SCKH)</sub>	SCK high and low time	Master mode, SPI presc = 2, 2.7V < V <sub>DD</sub> < 3.6V	T <sub>PCLK</sub> -0.5	T <sub>PCLK</sub>	T <sub>PCLK</sub> +0.5	
t <sub>w(SCKL)</sub>	SCK High and low time	Master mode, SPI presc = 2, 1.7V < V <sub>DD</sub> < 3.6V	T <sub>PCLK</sub> -2	T <sub>PCLK</sub>	T <sub>PCLK</sub> +2	
t <sub>su(NSS)</sub>	NSS setup time	Slave mode, SPI presc = 2	4 x T <sub>PCLK</sub>			
t <sub>h(NSS)</sub>	NSS hold time	Slave mode, SPI presc = 2	2 x T <sub>PCLK</sub>	-	-	
t <sub>su(MI)</sub>	Data input actus time	Master mode	6.5	-	-	
t <sub>su(SI)</sub>	Data input setup time	Slave mode	2.5	-	-	
t <sub>h(MI)</sub>	Data input hold time	Master mode	2.5	-	-	
t <sub>h(SI)</sub>	Data input hold time	Slave mode	4	-	-	
t <sub>a(SO)</sub> <sup>(2)</sup>	Data output access time	Slave mode, SPI presc = 2	0	-	4 x T <sub>PCLK</sub>	
	Data output disable time	Slave mode, SPI1, 2.7V < V <sub>DD</sub> < 3.6V	0	-	7.5	
t <sub>dis(SO)</sub> (3)		Slave mode, SPI1/2/3 1.7V < V <sub>DD</sub> < 3.6V	0	-	16.5	ns
		Slave mode (after enable edge), SPI1, 2.7V < V <sub>DD</sub> < 3.6V	-	11	13	
t <sub>v(SO)</sub>	Data output valid/hold time	Slave mode (after enable edge), SPI2/3, 2.7V < V <sub>DD</sub> < 3.6V	-	12	16.5	
t <sub>h(SO)</sub>	Data output valid/floid time	Slave mode (after enable edge), SPI1, 1.7V < V <sub>DD</sub> < 3.6V	-	15.5	19	
		Slave mode (after enable edge), SPI2/3, 1.7V < V <sub>DD</sub> < 3.6V	-	18	20.5	
	Data output valid time	Master mode (after enable edge), SPI1 , 2.7V < V <sub>DD</sub> < 3.6V	-	-	2.5	
t <sub>v(MO)</sub>	Data output valid time	Master mode (after enable edge), SPI1/2/3 , 1.7V < V <sub>DD</sub> < 3.6V	-	-	4.5	
t <sub>h(MO)</sub>	Data output hold time	Master mode (after enable edge)	0	-	-	

<sup>1.</sup> Data based on characterization results, not tested in production.

<sup>2.</sup> Min time is for the minimum time to drive the output and the max time is for the maximum time to validate the data.

<sup>3.</sup> Min time is for the minimum time to invalidate the output and the max time is for the maximum time to put the data in Hi-Z.





Figure 40. SPI timing diagram - slave mode and CPHA = 0








Figure 42. SPI timing diagram - master mode

#### I<sup>2</sup>S interface characteristics

Unless otherwise specified, the parameters given in *Table 56* for the  $i^2S$  interface are derived from tests performed under the ambient temperature,  $f_{PCLKx}$  frequency and  $V_{DD}$  supply voltage conditions summarized in *Table 14*, with the following configuration:

- Output speed is set to OSPEEDRy[1:0] = 10
- Capacitive load C = 30 pF
- Measurement points are done at CMOS levels: 0.5 V<sub>DD</sub>

Refer to Section 5.3.16: I/O port characteristics for more details on the input/output alternate function characteristics (CK, SD, WS).

Table 56. I<sup>2</sup>S dynamic characteristics<sup>(1)</sup>

Symbol	Parameter	Conditions	Min	Max	Unit
f <sub>MCK</sub>	I <sup>2</sup> S main clock output	-	256 x 8K	256 x F <sub>S</sub> <sup>(2)</sup>	MHz
f.	I <sup>2</sup> S clock frequency	Master data: 32 bits	-	64 x F <sub>S</sub>	MHz
f <sub>CK</sub>	1 3 clock frequency	Slave data: 32 bits	-	64 x F <sub>S</sub>	IVII IZ
D <sub>CK</sub>	I <sup>2</sup> S clock frequency duty cycle	Slave receiver	30	70	%
t <sub>v(WS)</sub>	WS valid time	Master mode	0	6	
t <sub>h(WS)</sub>	WS hold time	Master mode	0	-	
t <sub>su(WS)</sub>	WS setup time	Slave mode	1	-	
t <sub>h(WS)</sub>	WS hold time	Slave mode	0	-	
t <sub>su(SD_MR)</sub>	Data input actua timo	Master receiver	7.5	-	
t <sub>su(SD_SR)</sub>	Data input setup time	Slave receiver	2	-	ns
t <sub>h(SD_MR)</sub>	Data input hold time	Master receiver	0	-	110
t <sub>h(SD_SR)</sub>	Data input noid time	Slave receiver	0	-	
$t_{v(SD\_ST)} \ t_{h(SD\_ST)}$	Data output valid time	Slave transmitter (after enable edge)	-	27	
t <sub>v(SD_MT)</sub>		Master transmitter (after enable edge)	-	20	
t <sub>h(SD_MT)</sub>	Data output hold time	Master transmitter (after enable edge)	2.5	-	

<sup>1.</sup> Data based on characterization results, not tested in production.

Note:

Refer to the  $I^2S$  section of RM0090 reference manual for more details on the sampling frequency ( $F_S$ ).  $f_{MCK}$ ,  $f_{CK}$ , and  $D_{CK}$  values reflect only the digital peripheral behavior. The value of these parameters might be slightly impacted by the source clock accuracy.  $D_{CK}$  depends mainly on the value of ODD bit. The digital contribution leads to a minimum value of  $I2SDIV / (2 \times I2SDIV + ODD)$  and a maximum value of  $I2SDIV + ODD) / (2 \times I2SDIV + ODD)$ .  $F_S$  maximum value is supported for each mode/condition.

<sup>2.</sup> The maximum value of 256 x  $F_S$  is 42 MHz (APB1 maximum frequency).




Figure 43. I<sup>2</sup>S slave timing diagram (Philips protocol)

1. LSB transmit/receive of the previously transmitted byte. No LSB transmit/receive is sent before the first byte.




Figure 44. I<sup>2</sup>S master timing diagram (Philips protocol)<sup>(1)</sup>

- 1. Based on characterization, not tested in production.
- 2. LSB transmit/receive of the previously transmitted byte. No LSB transmit/receive is sent before the first byte.

## **USB OTG FS characteristics**

This interface is present in both the USB OTG HS and USB OTG FS controllers.

Table 57. USB OTG FS startup time

Symbol	Parameter	Max	Unit
t <sub>STARTUP</sub> <sup>(1)</sup>	USB OTG FS transceiver startup time	1	μs


<sup>1.</sup> Guaranteed by design, not tested in production.

Table 58. USB OTG FS DC electrical characteristics

Symbol		Parameter	Conditions	Min. <sup>(1)</sup>	Тур.	Max. <sup>(1)</sup>	Unit
	V <sub>DD</sub>	USB OTG FS operating voltage		3.0 <sup>(2)</sup>	-	3.6	V
Input	V <sub>DI</sub> <sup>(3)</sup>	Differential input sensitivity	I(USB_FS_DP/DM, USB_HS_DP/DM)	0.2	-	-	
levels	V <sub>CM</sub> <sup>(3)</sup>	Differential common mode range	Includes V <sub>DI</sub> range	0.8	-	2.5	٧
	V <sub>SE</sub> <sup>(3)</sup>	Single ended receiver threshold		1.3	-	2.0	
Output	V <sub>OL</sub>	Static output level low	$R_L$ of 1.5 k $\Omega$ to 3.6 $V^{(4)}$	-	-	0.3	V
levels	V <sub>OH</sub>	Static output level high	$R_L$ of 15 k $\Omega$ to $V_{SS}^{(4)}$	2.8	-	3.6	V
В		PA11, PA12, PB14, PB15 (USB_FS_DP/DM, USB_HS_DP/DM)	V <sub>IN</sub> = V <sub>DD</sub>	17	21	24	
R <sub>PD</sub>		PA9, PB13 (OTG_FS_VBUS, OTG_HS_VBUS)	VIN - VDD	0.65	1.1	2.0	kΩ
		PA12, PB15 (USB_FS_DP, USB_HS_DP)	V <sub>IN</sub> = V <sub>SS</sub>	1.5	1.8	2.1	
		PA9, PB13 (OTG_FS_VBUS, OTG_HS_VBUS)	V <sub>IN</sub> = V <sub>SS</sub>	0.25	0.37	0.55	

- 1. All the voltages are measured from the local ground potential.
- The STM32F405xx and STM32F407xx USB OTG FS functionality is ensured down to 2.7 V but not the full USB OTG FS electrical characteristics which are degraded in the 2.7-to-3.0 V V<sub>DD</sub> voltage range.
- 3. Guaranteed by design, not tested in production.
- 4.  $R_L$  is the load connected on the USB OTG FS drivers

Figure 45. USB OTG FS timings: definition of data signal rise and fall time



	Driver characteristics									
Symbol	Parameter	Conditions	Min	Max	Unit					
t <sub>r</sub>	Rise time <sup>(2)</sup>	C <sub>L</sub> = 50 pF	4	20	ns					
t <sub>f</sub>	Fall time <sup>(2)</sup>	C <sub>L</sub> = 50 pF	4	20	ns					
t <sub>rfm</sub>	Rise/ fall time matching	t <sub>r</sub> /t <sub>f</sub>	90	110	%					
V <sub>CRS</sub>	Output signal crossover voltage		1.3	2.0	V					

Table 59. USB OTG FS electrical characteristics<sup>(1)</sup>

#### **USB HS characteristics**

Unless otherwise specified, the parameters given in *Table 62* for ULPI are derived from tests performed under the ambient temperature,  $f_{HCLK}$  frequency summarized in *Table 61* and  $V_{DD}$  supply voltage conditions summarized in *Table 60*, with the following configuration:

- Output speed is set to OSPEEDRy[1:0] = 10
- Capacitive load C = 30 pF
- Measurement points are done at CMOS levels: 0.5V<sub>DD</sub>.

Refer to Section Section 5.3.16: I/O port characteristics for more details on the input/outputcharacteristics.

Table 60, USB HS DC electrical characteristics

I	Symbol		Parameter	Min. <sup>(1)</sup>	Max. <sup>(1)</sup>	Unit
Ī	Input level V <sub>DD</sub>		USB OTG HS operating voltage	2.7	3.6	V

<sup>1.</sup> All the voltages are measured from the local ground potential.

Table 61. USB HS clock timing parameters<sup>(1)</sup>

Parameter		Symbol	Min	Nominal	Max	Unit
f <sub>HCLK</sub> value to guarantee proper operation of USB HS interface			30			MHz
Frequency (first transition)	8-bit ±10%	F <sub>START_8BIT</sub>	54	60	66	MHz
Frequency (steady state) ±500	ppm	F <sub>STEADY</sub>	59.97	60	60.03	MHz
Duty cycle (first transition) 8-bit ±10%		D <sub>START_8BIT</sub>	40	50	60	%
Duty cycle (steady state) ±500	Duty cycle (steady state) ±500 ppm		49.975	50	50.025	%
	Time to reach the steady state frequency and duty cycle after the first transition			-	1.4	ms
Clock startup time after the	Peripheral	T <sub>START_DEV</sub>	-	-	5.6	ms
de-assertion of SuspendM	Host	T <sub>START_HOST</sub>	i	-	-	1115
PHY preparation time after the first transition of the input clock		T <sub>PREP</sub>	-	-	-	μs



<sup>1.</sup> Guaranteed by design, not tested in production.

Measured from 10% to 90% of the data signal. For more detailed informations, please refer to USB Specification - Chapter 7 (version 2.0).


1. Guaranteed by design, not tested in production.

Table 62. ULPI timing

Parameter	Cymbol	Valu	Unit	
Parameter	Symbol	Min.	Max.	Unit
Control in (ULPI_DIR) setup time	4	-	2.0	
Control in (ULPI_NXT) setup time	t <sub>SC</sub>	-	1.5	
Control in (ULPI_DIR, ULPI_NXT) hold time	t <sub>HC</sub>	0	-	
Data in setup time	t <sub>SD</sub>	-	2.0	ns
Data in hold time	t <sub>HD</sub>	0	-	
Control out (ULPI_STP) setup time and hold time	t <sub>DC</sub>	-	9.2	
Data out available from clock rising edge	t <sub>DD</sub>	-	10.7	

<sup>1.</sup>  $V_{DD}$  = 2.7 V to 3.6 V and  $T_A$  = -40 to 85 °C.

Figure 46. ULPI timing diagram



#### **Ethernet characteristics**

Unless otherwise specified, the parameters given in *Table 64*, *Table 65* and *Table 66* for SMI, RMII and MII are derived from tests performed under the ambient temperature, f<sub>HCLK</sub> frequency summarized in *Table 14* and VDD supply voltage conditions summarized in *Table 63*, with the following configuration:

- Output speed is set to OSPEEDRy[1:0] = 10
- Capacitive load C = 30 pF
- Measurement points are done at CMOS levels: 0.5V<sub>DD</sub>.

Refer to Section 5.3.16: I/O port characteristics for more details on the input/output characteristics.

Table 63. Ethernet DC electrical characteristics

Symbol		Parameter	Min. <sup>(1)</sup>	Max. <sup>(1)</sup>	Unit
Input level	$V_{DD}$	Ethernet operating voltage	2.7	3.6	V

<sup>1.</sup> All the voltages are measured from the local ground potential.

*Table 64* gives the list of Ethernet MAC signals for the SMI (station management interface) and *Figure 47* shows the corresponding timing diagram.

Figure 47. Ethernet SMI timing diagram





Table 64. Dynamic characteristics: Ehternet MAC signals for SMI<sup>(1)</sup>

Symbol	Parameter	Min	Тур	Max	Unit
t <sub>MDC</sub>	MDC cycle time( 2.38 MHz)	411	420	425	
T <sub>d(MDIO)</sub>	Write data valid time	6	10	13	ns
t <sub>su(MDIO)</sub>	Read data setup time	12	-	-	115
t <sub>h(MDIO)</sub>	Read data hold time	0	-	-	

<sup>1.</sup> Data based on characterization results, not tested in production.

*Table 65* gives the list of Ethernet MAC signals for the RMII and *Figure 48* shows the corresponding timing diagram.

Figure 48. Ethernet RMII timing diagram



Symbol	Rating	Min	Тур	Max	Unit
t <sub>su(RXD)</sub>	Receive data setup time	2	-	-	ns
t <sub>ih(RXD)</sub>	Receive data hold time	1	-	-	ns
t <sub>su(CRS)</sub>	Carrier sense set-up time	0.5	-	-	ns
t <sub>ih(CRS)</sub>	Carrier sense hold time	2	-	-	ns
t <sub>d(TXEN)</sub>	Transmit enable valid delay time	8	9.5	11	ns
t <sub>d(TXD)</sub>	Transmit data valid delay time	8.5	10	11.5	ns

*Table 66* gives the list of Ethernet MAC signals for MII and *Figure 48* shows the corresponding timing diagram.

Figure 49. Ethernet MII timing diagram




Table 66. Dynamic characteristics: Ethernet MAC signals for MII<sup>(1)</sup>

Symbol	Parameter	Min	Тур	Max	Unit
t <sub>su(RXD)</sub>	Receive data setup time	9		-	
t <sub>ih(RXD)</sub>	Receive data hold time	10		-	
t <sub>su(DV)</sub>	Data valid setup time	9		-	
t <sub>ih(DV)</sub>	Data valid hold time	8		-	] no
t <sub>su(ER)</sub>	Error setup time	6		-	ns
t <sub>ih(ER)</sub>	Error hold time	8		-	
t <sub>d(TXEN)</sub>	Transmit enable valid delay time	0	10	14	
t <sub>d(TXD)</sub>	Transmit data valid delay time	0	10	15	

<sup>1.</sup> Data based on characterization results, not tested in production.

# CAN (controller area network) interface

Refer to Section 5.3.16: I/O port characteristics for more details on the input/output alternate function characteristics (CANTX and CANRX).

## 5.3.20 12-bit ADC characteristics

Unless otherwise specified, the parameters given in *Table 67* are derived from tests performed under the ambient temperature,  $f_{PCLK2}$  frequency and  $V_{DDA}$  supply voltage conditions summarized in *Table 14*.

**Table 67. ADC characteristics** 

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
$V_{DDA}$	Power supply		1.8 <sup>(1)</sup>	-	3.6	V
V <sub>REF+</sub>	Positive reference voltage		1.8 <sup>(1)(2)(3)</sup>	-	$V_{DDA}$	V
f <sub>ADC</sub>	ADC clock frequency	$V_{DDA} = 1.8^{(1)(3)}$ to 2.4 V	0.6	15	18	MHz
		$V_{DDA}$ = 2.4 to 3.6 $V^{(3)}$	0.6	30	36	MHz
f <sub>TRIG</sub> <sup>(4)</sup>	External trigger frequency	f <sub>ADC</sub> = 30 MHz, 12-bit resolution	-	-	1764	kHz
			-	-	17	1/f <sub>ADC</sub>
V <sub>AIN</sub>	Conversion voltage range <sup>(5)</sup>		0 (V <sub>SSA</sub> or V <sub>REF-</sub> tied to ground)	-	V <sub>REF+</sub>	V
R <sub>AIN</sub> <sup>(4)</sup>	External input impedance	See Equation 1 for details	-	-	50	κΩ
R <sub>ADC</sub> <sup>(4)(6)</sup>	Sampling switch resistance		-	-	6	κΩ
C <sub>ADC</sub> <sup>(4)</sup>	Internal sample and hold capacitor		-	4	-	pF
t <sub>lat</sub> <sup>(4)</sup>	Injection trigger conversion	f <sub>ADC</sub> = 30 MHz	-	-	0.100	μs
Чat` ′	latency		-	-	3 <sup>(7)</sup>	1/f <sub>ADC</sub>
t <sub>latr</sub> <sup>(4)</sup>	Regular trigger conversion	f <sub>ADC</sub> = 30 MHz	-	-	0.067	μs
latr` ′	latency		-	-	2 <sup>(7)</sup>	1/f <sub>ADC</sub>
ts <sup>(4)</sup>	Sampling time	f <sub>ADC</sub> = 30 MHz	0.100	-	16	μs
ıs, ,	Sampling time		3	-	480	1/f <sub>ADC</sub>
t <sub>STAB</sub> <sup>(4)</sup>	Power-up time		-	2	3	μs

Symbol	Parameter	Conditions	Min	Тур	Max	Unit		
t <sub>CONV</sub> <sup>(4)</sup>		f <sub>ADC</sub> = 30 MHz 12-bit resolution	0.50	-	16.40	μs		
		f <sub>ADC</sub> = 30 MHz 10-bit resolution	0.43	-	16.34	μs		
	Total conversion time (including sampling time)	f <sub>ADC</sub> = 30 MHz 8-bit resolution	0.37	-	16.27	μs		
		f <sub>ADC</sub> = 30 MHz 6-bit resolution	0.30	-	16.20	μs		
		9 to 492 (t <sub>S</sub> for sampling +n-bit resolution for successive approximation)						
	Sampling rate (f <sub>ADC</sub> = 30 MHz, and t <sub>S</sub> = 3 ADC cycles)	12-bit resolution Single ADC	-	-	2	Msps		
f <sub>S</sub> <sup>(4)</sup>		12-bit resolution Interleave Dual ADC mode	-	-	3.75	Msps		
		12-bit resolution Interleave Triple ADC mode	-	-	6	Msps		
I <sub>VREF+</sub> <sup>(4)</sup>	ADC V <sub>REF</sub> DC current consumption in conversion mode		-	300	500	μA		
I <sub>VDDA</sub> <sup>(4)</sup>	ADC V <sub>DDA</sub> DC current consumption in conversion mode		-	1.6	1.8	mA		

Table 67. ADC characteristics (continued)

- 2. It is recommended to maintain the voltage difference between  $V_{REF+}$  and  $V_{DDA}$  below 1.8 V.
- 3.  $V_{DDA} V_{REF+} < 1.2 \text{ V}.$
- 4. Based on characterization, not tested in production.
- 5.  $V_{REF+}$  is internally connected to  $V_{DDA}$  and  $V_{REF-}$  is internally connected to  $V_{SSA}$ .
- 6.  $R_{ADC}$  maximum value is given for  $V_{DD}$ =1.8 V, and minimum value for  $V_{DD}$ =3.3 V.
- 7. For external triggers, a delay of  $1/f_{PCLK2}$  must be added to the latency specified in *Table* 67.

# Equation 1: $R_{AIN}$ max formula

$$R_{AIN} = \frac{(k-0.5)}{f_{ADC} \times C_{ADC} \times ln(2^{N+2})} - R_{ADC}$$

The formula above (Equation 1) is used to determine the maximum external impedance allowed for an error below 1/4 of LSB. N = 12 (from 12-bit resolution) and k is the number of sampling periods defined in the ADC\_SMPR1 register.

V<sub>DD</sub>/V<sub>DDA</sub> minimum value of 1.7 V is obtained when the device operates in reduced temperature range, and with the use of an external power supply supervisor (refer to Section: Internal reset OFF).

Symbol	Parameter	Test conditions	Тур	Max <sup>(2)</sup>	Unit
ET	Total unadjusted error		±2	±5	
EO	Offset error	f <sub>PCLK2</sub> = 60 MHz,	±1.5	±2.5	
EG	Gain error	$f_{ADC}$ = 30 MHz, $R_{AIN}$ < 10 kΩ, $V_{DDA}$ = 1.8 <sup>(3)</sup> to 3.6 V	±1.5	±3	LSB
ED	Differential linearity error	$V_{DDA} = 1.8^{(3)} \text{ to } 3.6 \text{ V}$	±1	±2	
EL	Integral linearity error		±1.5	±3	

Table 68. ADC accuracy at  $f_{ADC} = 30 \text{ MHz}^{(1)}$ 

- Better performance could be achieved in restricted  $V_{\mbox{\scriptsize DD}}$ , frequency and temperature ranges.
- Based on characterization, not tested in production.
- $V_{DD} V_{DDA}$  minimum value of 1.7 V is obtained when the device operates in reduced temperature range, and with the use of an external power supply supervisor (refer to *Section : Internal reset OFF*).

Note:

ADC accuracy vs. negative injection current: injecting a negative current on any analog input pins should be avoided as this significantly reduces the accuracy of the conversion being performed on another analog input. It is recommended to add a Schottky diode (pin to ground) to analog pins which may potentially inject negative currents. Any positive injection current within the limits specified for  $I_{INJ(PIN)}$  and  $\Sigma I_{INJ(PIN)}$  in Section 5.3.16 does not affect the ADC accuracy.





Figure 50. ADC accuracy characteristics

- See also Table 68.
- Example of an actual transfer curve.
- Ideal transfer curve.
- End point correlation line.
- E<sub>T</sub> = Total Unadjusted Error: maximum deviation between the actual and the ideal transfer curves. EO = Offset Error: deviation between the first actual transition and the first ideal one.

EG = Gain Error: deviation between the last ideal transition and the last actual one.
ED = Differential Linearity Error: maximum deviation between actual steps and the ideal one.
EL = Integral Linearity Error: maximum deviation between any actual transition and the end point correlation line.

Figure 51. Typical connection diagram using the ADC



- Refer to Table 67 for the values of  $R_{AIN}$ ,  $R_{ADC}$  and  $C_{ADC}$ . 1.
- $C_{parasitic}$  represents the capacitance of the PCB (dependent on soldering and PCB layout quality) plus the pad capacitance (roughly 5 pF). A high  $C_{parasitic}$  value downgrades conversion accuracy. To remedy this,  $f_{ADC}$  should be reduced.


# General PCB design guidelines

Power supply decoupling should be performed as shown in Figure 52 or Figure 53, depending on whether V<sub>RFF+</sub> is connected to V<sub>DDA</sub> or not. The 10 nF capacitors should be ceramic (good quality). They should be placed them as close as possible to the chip.

STM32F V<sub>REF+</sub> (See note 1)  $1 \mu F // 10 nF$ V<sub>DDA</sub> 1 μF // 10 nF

Figure 52. Power supply and reference decoupling (V<sub>REF+</sub> not connected to V<sub>DDA</sub>)

 $V_{REF+}$  and  $V_{REF-}$  inputs are both available on UFBGA176.  $V_{REF+}$  is also available on LQFP100, LQFP144, and LQFP176. When  $V_{REF+}$  and  $V_{REF-}$  are not available, they are internally connected to  $V_{DDA}$  and  $V_{SSA}$ .



V<sub>SSA</sub>/V<sub>REF-</sub> (See note 1)

ai17535

 $V_{REF^+} \ \text{and} \ V_{REF^-} \ \text{inputs are both available on UFBGA176.} \ V_{REF^+} \ \text{is also available on LQFP100, LQFP144, and LQFP176.} \ When \ V_{REF^+} \ \text{and} \ V_{REF^-} \ \text{are not available, they are internally connected to } V_{DDA} \ \text{and } V_{SSA}.$ 

# 5.3.21 Temperature sensor characteristics

Table 69. Temperature sensor characteristics

Symbol	Parameter I		Тур	Max	Unit
T <sub>L</sub> <sup>(1)</sup>	V <sub>SENSE</sub> linearity with temperature	-	±1	±2	°C
Avg_Slope <sup>(1)</sup>	Average slope	-	2.5		mV/°C
V <sub>25</sub> <sup>(1)</sup>	Voltage at 25 °C	-	0.76		V
t <sub>START</sub> (2)	Startup time	-	6	10	μs
T <sub>S_temp</sub> (3)(2)	ADC sampling time when reading the temperature (1 °C accuracy)	10	-	-	μs

- 1. Based on characterization, not tested in production.
- 2. Guaranteed by design, not tested in production.
- 3. Shortest sampling time can be determined in the application by multiple iterations.

Table 70. Temperature sensor calibration values

Symbol	Parameter	Memory address
TS_CAL1	TS ADC raw data acquired at temperature of 30 °C, V <sub>DDA</sub> =3.3 V	0x1FFF 7A2C - 0x1FFF 7A2D
TS_CAL2	TS ADC raw data acquired at temperature of 110 °C, V <sub>DDA</sub> =3.3 V	0x1FFF 7A2E - 0x1FFF 7A2F

# 5.3.22 V<sub>BAT</sub> monitoring characteristics

Table 71. V<sub>BAT</sub> monitoring characteristics

Symbol	Parameter	Min	Тур	Max	Unit
R	Resistor bridge for V <sub>BAT</sub>	-	50	-	ΚΩ
Q	Ratio on V <sub>BAT</sub> measurement	-	2	-	
Er <sup>(1)</sup>	Error on Q	-1	-	+1	%
T <sub>S_vbat</sub> <sup>(2)(2)</sup>	ADC sampling time when reading the V <sub>BAT</sub> 1 mV accuracy	5	-	-	μs

<sup>1.</sup> Guaranteed by design, not tested in production.

<sup>2.</sup> Shortest sampling time can be determined in the application by multiple iterations.

# 5.3.23 Embedded reference voltage

The parameters given in *Table 72* are derived from tests performed under ambient temperature and  $V_{DD}$  supply voltage conditions summarized in *Table 14*.

Table 72. Embedded internal reference voltage

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V <sub>REFINT</sub>	Internal reference voltage	-40 °C < T <sub>A</sub> < +105 °C	1.18	1.21	1.24	V
T <sub>S_vrefint</sub> (1)	ADC sampling time when reading the internal reference voltage		10	-	-	μs
V <sub>RERINT_s</sub> <sup>(2)</sup>	Internal reference voltage spread over the temperature range	V <sub>DD</sub> = 3 V	-	3	5	mV
T <sub>Coeff</sub> <sup>(2)</sup>	Temperature coefficient		-	30	50	ppm/°C
t <sub>START</sub> (2)	Startup time		-	6	10	μs

<sup>1.</sup> Shortest sampling time can be determined in the application by multiple iterations.

Table 73. Internal reference voltage calibration values

Symbol	Parameter	Memory address
V <sub>REFIN_CAL</sub>	Raw data acquired at temperature of 30 °C, V <sub>DDA</sub> =3.3 V	0x1FFF 7A2A - 0x1FFF 7A2B

# 5.3.24 DAC electrical characteristics

Table 74. DAC characteristics

Symbol	Parameter	Min	Тур	Max	Unit	Comments
V <sub>DDA</sub>	Analog supply voltage	1.8 <sup>(1)</sup>	-	3.6	٧	
V <sub>REF+</sub>	Reference supply voltage	1.8 <sup>(1)</sup>	-	3.6	V	$V_{REF+} \le V_{DDA}$
$V_{SSA}$	Ground	0	-	0	V	
R <sub>LOAD</sub> <sup>(2)</sup>	Resistive load with buffer ON	5	-	-	kΩ	
R <sub>O</sub> <sup>(2)</sup>	Impedance output with buffer OFF	-	-	15	kΩ	When the buffer is OFF, the Minimum resistive load between DAC_OUT and $V_{SS}$ to have a 1% accuracy is 1.5 M $\Omega$
C <sub>LOAD</sub> <sup>(2)</sup>	Capacitive load	-	-	50	pF	Maximum capacitive load at DAC_OUT pin (when the buffer is ON).
DAC_OUT min <sup>(2)</sup>	Lower DAC_OUT voltage with buffer ON	0.2	-	-	V	It gives the maximum output excursion of the DAC. It corresponds to 12-bit input code (0x0E0) to (0xF1C) at V <sub>RFF+</sub> =
DAC_OUT max <sup>(2)</sup>	Higher DAC_OUT voltage with buffer ON	-	-	V <sub>DDA</sub> – 0.2	٧	3.6 V and (0x1C7) to (0xE38) at $V_{REF+} = 1.8 \text{ V}$



<sup>2.</sup> Guaranteed by design, not tested in production.

Table 74. DAC characteristics (continued)

Symbol	Parameter	Min	Тур	Max	Unit	Comments
		IVIIII	тур	IVIAX	Oilit	Comments
DAC_OUT min <sup>(2)</sup>	Lower DAC_OUT voltage with buffer OFF	ı	0.5	-	mV	It gives the maximum output
DAC_OUT max <sup>(2)</sup>	Higher DAC_OUT voltage with buffer OFF	İ	-	V <sub>REF+</sub> – 1LSB	٧	excursion of the DAC.
I <sub>VREF+</sub> (4)	DAC DC V <sub>REF</sub> current consumption in quiescent	ı	170	240	μA	With no load, worst code (0x800) at V <sub>REF+</sub> = 3.6 V in terms of DC consumption on the inputs
VREF+	mode (Standby mode)	ı	50	75	μΛ	With no load, worst code (0xF1C) at V <sub>REF+</sub> = 3.6 V in terms of DC consumption on the inputs
	DAC DC VDDA current	-	280	380	μΑ	With no load, middle code (0x800) on the inputs
I <sub>DDA</sub> <sup>(4)</sup>	consumption in quiescent mode <sup>(3)</sup>	ı	475	625	μA	With no load, worst code (0xF1C) at V <sub>REF+</sub> = 3.6 V in terms of DC consumption on the inputs
DNL <sup>(4)</sup>	Differential non linearity Difference between two	-	-	±0.5	LSB	Given for the DAC in 10-bit configuration.
	consecutive code-1LSB)	-	-	±2	LSB	Given for the DAC in 12-bit configuration.
	Integral non linearity (difference between	1	-	±1	LSB	Given for the DAC in 10-bit configuration.
INL <sup>(4)</sup>	measured value at Code i and the value at Code i on a line drawn between Code 0 and last Code 1023)	-	-	±4	LSB	Given for the DAC in 12-bit configuration.
	Offset error	-	-	±10	mV	Given for the DAC in 12-bit configuration
Offset <sup>(4)</sup>	(difference between measured value at Code (0x800) and the ideal value	-	-	±3	LSB	Given for the DAC in 10-bit at V <sub>REF+</sub> = 3.6 V
	= V <sub>REF+</sub> /2)	ı	-	±12	LSB	Given for the DAC in 12-bit at V <sub>REF+</sub> = 3.6 V
Gain error <sup>(4)</sup>	Gain error	-	-	±0.5	%	Given for the DAC in 12-bit configuration
t <sub>SETTLING</sub> <sup>(4)</sup>	Settling time (full scale: for a 10-bit input code transition between the lowest and the highest input codes when DAC_OUT reaches final value ±4LSB	-	3	6	μs	$C_{LOAD} \le 50 \text{ pF},$ $R_{LOAD} \ge 5 \text{ k}\Omega$
THD <sup>(4)</sup>	Total Harmonic Distortion Buffer ON	-	-	-	dB	$C_{LOAD} \le 50 \text{ pF},$ $R_{LOAD} \ge 5 \text{ k}\Omega$

Symbol	Parameter	Min	Тур	Max	Unit	Comments
Update rate <sup>(2)</sup>	Max frequency for a correct DAC_OUT change when small variation in the input code (from code i to i+1LSB)	-	-	1	MS/s	$C_{LOAD} \le 50 \text{ pF},$ $R_{LOAD} \ge 5 \text{ k}\Omega$
t <sub>WAKEUP</sub> <sup>(4)</sup>	Wakeup time from off state (Setting the ENx bit in the DAC Control register)	1	6.5	10	μs	$C_{LOAD} \leq 50$ pF, $R_{LOAD} \geq 5$ k $\Omega$ input code between lowest and highest possible ones.
PSRR+ (2)	Power supply rejection ratio (to V <sub>DDA</sub> ) (static DC measurement)	-	-67	-40	dB	No R <sub>LOAD</sub> , C <sub>LOAD</sub> = 50 pF

Table 74. DAC characteristics (continued)

- V<sub>DD</sub>/V<sub>DDA</sub> minimum value of 1.7 V is obtained when the device operates in reduced temperature range, and with the use of an external power supply supervisor (refer to Section: Internal reset OFF).
- 2. Guaranteed by design, not tested in production.
- 3. The quiescent mode corresponds to a state where the DAC maintains a stable output level to ensure that no dynamic consumption occurs.
- 4. Guaranteed by characterization, not tested in production.

Buffered/Non-buffered DAC

Buffer(1)

12-bit
digital to analog converter

C LOAD

ai17157

Figure 54. 12-bit buffered /non-buffered DAC

 The DAC integrates an output buffer that can be used to reduce the output impedance and to drive external loads directly without the use of an external operational amplifier. The buffer can be bypassed by configuring the BOFFx bit in the DAC\_CR register.

### 5.3.25 FSMC characteristics

Unless otherwise specified, the parameters given in *Table 75* to *Table 86* for the FSMC interface are derived from tests performed under the ambient temperature,  $f_{HCLK}$  frequency and  $V_{DD}$  supply voltage conditions summarized in *Table 14*, with the following configuration:

- Output speed is set to OSPEEDRy[1:0] = 10
- Capacitive load C = 30 pF
- Measurement points are done at CMOS levels: 0.5V<sub>DD</sub>

Refer to Section Section 5.3.16: I/O port characteristics for more details on the input/output characteristics.

## Asynchronous waveforms and timings

Figure 55 through Figure 58 represent asynchronous waveforms and Table 75 through Table 78 provide the corresponding timings. The results shown in these tables are obtained with the following FSMC configuration:

- AddressSetupTime = 1
- AddressHoldTime = 0x1
- DataSetupTime = 0x1
- BusTurnAroundDuration = 0x0

In all timing tables, the T<sub>HCLK</sub> is the HCLK clock period.

Figure 55. Asynchronous non-multiplexed SRAM/PSRAM/NOR read waveforms t<sub>w(NE)</sub> FSMC\_NE t<sub>w(NOE)</sub> h(NE NOE) t<sub>v(NOE NE)</sub>-FSMC\_NOE FSMC\_NWE  $t_{v(A\_NE)}$ th(A NOE) FSMC\_A[25:0] Address t<sub>v(BL\_NE)</sub>  $t_{h(BL\_NOE)}$ FSMC\_NBL[1:0] − t <sub>h(Data\_NE)</sub> t<sub>su(Data\_NOE)</sub>th(Data\_NOE) t<sub>su(Data\_NE)</sub> Data FSMC\_D[15:0] – t<sub>w(NADV)</sub> – FSMC\_NADV(1) ai14991c

1. Mode 2/B, C and D only. In Mode 1, FSMC\_NADV is not used.

Table 75. Asynchronous non-multiplexed SRAM/PSRAM/NOR read timings<sup>(1)(2)</sup>

Symbol	Parameter	Min	Max	Unit
t <sub>w(NE)</sub>	FSMC_NE low time	2T <sub>HCLK</sub> -0.5	2 T <sub>HCLK</sub> +1	ns
t <sub>v(NOE_NE)</sub>	FSMC_NEx low to FSMC_NOE low	0.5	3	ns
t <sub>w(NOE)</sub>	FSMC_NOE low time	2T <sub>HCLK</sub> -2	2T <sub>HCLK</sub> + 2	ns
t <sub>h(NE_NOE)</sub>	FSMC_NOE high to FSMC_NE high hold time	0	-	ns
t <sub>v(A_NE)</sub>	FSMC_NEx low to FSMC_A valid	-	4.5	ns
t <sub>h(A_NOE)</sub>	Address hold time after FSMC_NOE high	4	-	ns

DocID022152 Rev 4 138/185

Table 13. As	Table 73. Asynchronous non-multiplexed State/Fortale/Not read tillings				
t <sub>v(BL_NE)</sub>	FSMC_NEx low to FSMC_BL valid	-	1.5	ns	
t <sub>h(BL_NOE)</sub>	FSMC_BL hold time after FSMC_NOE high	0	-	ns	
t <sub>su(Data_NE)</sub>	Data to FSMC_NEx high setup time	T <sub>HCLK</sub> +4	-	ns	
t <sub>su(Data_NOE)</sub>	Data to FSMC_NOEx high setup time	T <sub>HCLK</sub> +4	-	ns	
t <sub>h(Data_NOE)</sub>	Data hold time after FSMC_NOE high	0	-	ns	
t <sub>h(Data_NE)</sub>	Data hold time after FSMC_NEx high	0	-	ns	
t <sub>v(NADV_NE)</sub>	FSMC_NEx low to FSMC_NADV low	-	2	ns	
t <sub>w(NADV)</sub>	FSMC_NADV low time	-	T <sub>HCLK</sub>	ns	

Table 75. Asynchronous non-multiplexed SRAM/PSRAM/NOR read timings<sup>(1)(2)</sup>

Figure 56. Asynchronous non-multiplexed SRAM/PSRAM/NOR write waveforms  $t_{w(NE)}$ FSMC\_NEx ---FSMC\_NOE t<sub>h(NE\_NWE)</sub> - t<sub>v(NWE\_NE)</sub> t<sub>w(NWE)</sub> FSMC\_NWE  $t_{h(A\_NWE)}$ FSMC\_A[25:0] Address  $t_{h(BL\_NWE)}$ FSMC\_NBL[1:0] NBL t<sub>v(Data\_NE)</sub> t<sub>h(Data\_NWE)</sub>-Data FSMC\_D[15:0] <sup>†</sup> v(NADV\_NE) . t<sub>w(NADV)</sub> -FSMC\_NADV(1) ai14990

1. Mode 2/B, C and D only. In Mode 1, FSMC\_NADV is not used.

Table 76. Asynchronous non-multiplexed SRAM/PSRAM/NOR write timings<sup>(1)(2)</sup>

Symbol	Parameter	Min	Max	Unit
t <sub>w(NE)</sub>	FSMC_NE low time	3T <sub>HCLK</sub>	3T <sub>HCLK</sub> + 4	ns
t <sub>v(NWE_NE)</sub>	FSMC_NEx low to FSMC_NWE low	T <sub>HCLK</sub> -0.5	T <sub>HCLK</sub> +0.5	ns
t <sub>w(NWE)</sub>	FSMC_NWE low time	T <sub>HCLK</sub> -1	T <sub>HCLK</sub> +2	ns
t <sub>h(NE_NWE)</sub>	FSMC_NWE high to FSMC_NE high hold time	T <sub>HCLK</sub> -1	-	ns
t <sub>v(A_NE)</sub>	FSMC_NEx low to FSMC_A valid	-	0	ns



<sup>1.</sup>  $C_L = 30 pF$ .

<sup>2.</sup> Based on characterization, not tested in production.

Table 76. Asynchronous non-multiplexed SRAM/PSRAM/NOR write timings <sup>(1)(2)</sup>
---

t <sub>h(A_NWE)</sub>	Address hold time after FSMC_NWE high	T <sub>HCLK</sub> -2	-	ns
t <sub>v(BL_NE)</sub>	FSMC_NEx low to FSMC_BL valid	-	1.5	ns
t <sub>h(BL_NWE)</sub>	FSMC_BL hold time after FSMC_NWE high	T <sub>HCLK</sub> -1	-	ns
t <sub>v(Data_NE)</sub>	Data to FSMC_NEx low to Data valid	-	T <sub>HCLK</sub> +3	ns
t <sub>h(Data_NWE)</sub>	Data hold time after FSMC_NWE high	T <sub>HCLK</sub> -1	-	ns
t <sub>v(NADV_NE)</sub>	FSMC_NEx low to FSMC_NADV low	-	2	ns
t <sub>w(NADV)</sub>	FSMC_NADV low time	-	T <sub>HCLK</sub> +0.5	ns

- 1.  $C_L = 30 pF$ .
- 2. Based on characterization, not tested in production.

Figure 57. Asynchronous multiplexed PSRAM/NOR read waveforms




Table 77. Asynchronous multiplexed PSRAM/NOR read timings<sup>(1)(2)</sup>

Symbol	Parameter	Min	Max	Unit
t <sub>w(NE)</sub>	FSMC_NE low time	3T <sub>HCLK</sub> -1	3T <sub>HCLK</sub> +1	ns
t <sub>v(NOE_NE)</sub>	FSMC_NEx low to FSMC_NOE low	2T <sub>HCLK</sub> -0.5	2T <sub>HCLK</sub> +0.5	ns
t <sub>w(NOE)</sub>	FSMC_NOE low time	T <sub>HCLK</sub> -1	T <sub>HCLK</sub> +1	ns
t <sub>h(NE_NOE)</sub>	FSMC_NOE high to FSMC_NE high hold time	0	-	ns
t <sub>v(A_NE)</sub>	FSMC_NEx low to FSMC_A valid	-	3	ns

ns

Table 11.	Table 11. Asynchronous manuplexed 1 organization read timings				
t <sub>v(NADV_NE)</sub>	FSMC_NEx low to FSMC_NADV low	1	2	ns	
t <sub>w(NADV)</sub>	FSMC_NADV low time	T <sub>HCLK</sub> -2	T <sub>HCLK</sub> +1	ns	
t <sub>h(AD_NADV)</sub>	FSMC_AD(adress) valid hold time after FSMC_NADV high)	T <sub>HCLK</sub>	-	ns	
t <sub>h(A_NOE)</sub>	Address hold time after FSMC_NOE high	T <sub>HCLK</sub> -1	-	ns	
t <sub>h(BL_NOE)</sub>	FSMC_BL time after FSMC_NOE high	0	-	ns	
t <sub>v(BL_NE)</sub>	FSMC_NEx low to FSMC_BL valid	-	2	ns	
t <sub>su(Data_NE)</sub>	Data to FSMC_NEx high setup time	T <sub>HCLK</sub> +4	-	ns	
t <sub>su(Data_NOE)</sub>	Data to FSMC_NOE high setup time	T <sub>HCLK</sub> +4	-	ns	
t <sub>h(Data_NE)</sub>	Data hold time after FSMC_NEx high	0	-	ns	

Table 77. Asynchronous multiplexed PSRAM/NOR read timings<sup>(1)(2)</sup> (continued)

Data hold time after FSMC\_NOE high




Figure 58. Asynchronous multiplexed PSRAM/NOR write waveforms

0

Table 78. Asynchronous multiplexed PSRAM/NOR write timings<sup>(1)(2)</sup>

Symbol	Parameter	Min	Max	Unit
t <sub>w(NE)</sub>	FSMC_NE low time	4T <sub>HCLK</sub> -0.5	4T <sub>HCLK</sub> +3	ns
t <sub>v(NWE_NE)</sub>	FSMC_NEx low to FSMC_NWE low	T <sub>HCLK</sub> -0.5	T <sub>HCLK</sub> -0.5	ns
t <sub>w(NWE)</sub>	FSMC_NWE low tim e	2T <sub>HCLK</sub> -0.5	2T <sub>HCLK</sub> +3	ns

t<sub>h(Data\_NOE)</sub> 1.  $C_1 = 30 \text{ pF}.$ 

<sup>2.</sup> Based on characterization, not tested in production.

t <sub>h(NE_NWE)</sub>	FSMC_NWE high to FSMC_NE high hold time	T <sub>HCLK</sub>	-	ns
t <sub>v(A_NE)</sub>	FSMC_NEx low to FSMC_A valid	-	0	ns
t <sub>v(NADV_NE)</sub>	FSMC_NEx low to FSMC_NADV low	1	2	ns
t <sub>w(NADV)</sub>	FSMC_NADV low time	T <sub>HCLK</sub> -2	T <sub>HCLK</sub> + 1	ns
t <sub>h(AD_NADV)</sub>	FSMC_AD(address) valid hold time after FSMC_NADV high)	T <sub>HCLK</sub> -2	-	ns
t <sub>h(A_NWE)</sub>	Address hold time after FSMC_NWE high	T <sub>HCLK</sub>	-	ns
t <sub>h(BL_NWE)</sub>	FSMC_BL hold time after FSMC_NWE high	T <sub>HCLK</sub> -2	-	ns
t <sub>v(BL_NE)</sub>	FSMC_NEx low to FSMC_BL valid	-	1.5	ns
t <sub>v(Data_NADV)</sub>	FSMC_NADV high to Data valid	-	T <sub>HCLK</sub> -0.5	ns
t <sub>h(Data_NWE)</sub>	Data hold time after FSMC_NWE high	T <sub>HCLK</sub>	-	ns

Table 78. Asynchronous multiplexed PSRAM/NOR write timings<sup>(1)(2)</sup>

# Synchronous waveforms and timings

Figure 59 through Figure 62 represent synchronous waveforms and Table 80 through Table 82 provide the corresponding timings. The results shown in these tables are obtained with the following FSMC configuration:

- BurstAccessMode = FSMC\_BurstAccessMode\_Enable;
- MemoryType = FSMC\_MemoryType\_CRAM;
- WriteBurst = FSMC\_WriteBurst\_Enable;
- CLKDivision = 1; (0 is not supported, see the STM32F40xxx/41xxx reference manual)
- DataLatency = 1 for NOR Flash; DataLatency = 0 for PSRAM

In all timing tables, the  $T_{HCLK}$  is the HCLK clock period (with maximum FSMC\_CLK = 60 MHz).

<sup>1.</sup>  $C_L = 30 pF$ .

<sup>2.</sup> Based on characterization, not tested in production.




Figure 59. Synchronous multiplexed NOR/PSRAM read timings

Table 79. Synchronous multiplexed NOR/PSRAM read timings<sup>(1)(2)</sup>

Symbol	Parameter	Min	Max	Unit
t <sub>w(CLK)</sub>	FSMC_CLK period	2T <sub>HCLK</sub>	-	ns
t <sub>d(CLKL-NExL)</sub>	FSMC_CLK low to FSMC_NEx low (x=02)	-	0	ns
t <sub>d(CLKL-NExH)</sub>	FSMC_CLK low to FSMC_NEx high (x= 02)	2	-	ns
t <sub>d(CLKL-NADVL)</sub>	FSMC_CLK low to FSMC_NADV low	-	2	ns
t <sub>d(CLKL-NADVH)</sub>	FSMC_CLK low to FSMC_NADV high	2	-	ns
t <sub>d(CLKL-AV)</sub>	FSMC_CLK low to FSMC_Ax valid (x=1625)	-	0	ns
t <sub>d(CLKL-AIV)</sub>	FSMC_CLK low to FSMC_Ax invalid (x=1625)	0	-	ns
t <sub>d(CLKL-NOEL)</sub>	FSMC_CLK low to FSMC_NOE low	-	0	ns
t <sub>d(CLKL-NOEH)</sub>	FSMC_CLK low to FSMC_NOE high	2	-	ns
t <sub>d(CLKL-ADV)</sub>	FSMC_CLK low to FSMC_AD[15:0] valid	-	4.5	ns
t <sub>d(CLKL-ADIV)</sub>	FSMC_CLK low to FSMC_AD[15:0] invalid	0	-	ns
t <sub>su(ADV-CLKH)</sub>	FSMC_A/D[15:0] valid data before FSMC_CLK high	6	-	ns

Table 79. Synchronous multiplexed NOR/PSRAM read timings<sup>(1)(2)</sup> (continued)

t <sub>h(CLKH-ADV)</sub>	FSMC_A/D[15:0] valid data after FSMC_CLK high	0	-	ns
t <sub>su(NWAIT-CLKH)</sub>	FSMC_NWAIT valid before FSMC_CLK high	4		ns
t <sub>h(CLKH-NWAIT)</sub>	FSMC_NWAIT valid after FSMC_CLK high	0	-	ns

<sup>1.</sup>  $C_L = 30 pF$ .

Figure 60. Synchronous multiplexed PSRAM write timings




Table 80. Synchronous multiplexed PSRAM write timings<sup>(1)(2)</sup>

Symbol	Parameter	Min	Max	Unit
t <sub>w(CLK)</sub>	FSMC_CLK period	2T <sub>HCLK</sub>	-	ns
t <sub>d(CLKL-NExL)</sub>	FSMC_CLK low to FSMC_NEx low (x=02)	-	1	ns
t <sub>d(CLKL-NExH)</sub>	FSMC_CLK low to FSMC_NEx high (x= 02)	1	-	ns
t <sub>d(CLKL-NADVL)</sub>	FSMC_CLK low to FSMC_NADV low	-	0	ns
t <sub>d(CLKL-NADVH)</sub>	FSMC_CLK low to FSMC_NADV high	0	-	ns
t <sub>d(CLKL-AV)</sub>	FSMC_CLK low to FSMC_Ax valid (x=1625)	-	0	ns

<sup>2.</sup> Based on characterization, not tested in production.

ıa	Table 60. Synchronous multiplexed i Stam write timings				
t <sub>d(CLKL-AIV)</sub>	FSMC_CLK low to FSMC_Ax invalid (x=1625)	8	-	ns	
t <sub>d(CLKL-NWEL)</sub>	FSMC_CLK low to FSMC_NWE low	-	0.5	ns	
t <sub>d(CLKL-NWEH)</sub>	FSMC_CLK low to FSMC_NWE high	0	-	ns	
t <sub>d(CLKL-ADIV)</sub>	FSMC_CLK low to FSMC_AD[15:0] invalid	0	-	ns	
t <sub>d(CLKL-DATA)</sub>	FSMC_A/D[15:0] valid data after FSMC_CLK low	-	3	ns	
t <sub>d(CLKL-NBLH)</sub>	FSMC_CLK low to FSMC_NBL high	0	-	ns	
t <sub>su(NWAIT-CLKH)</sub>	FSMC_NWAIT valid before FSMC_CLK high	4	-	ns	
t <sub>h(CLKH-NWAIT)</sub>	FSMC_NWAIT valid after FSMC_CLK high	0	-	ns	

Table 80. Synchronous multiplexed PSRAM write timings<sup>(1)(2)</sup>

<sup>2.</sup> Based on characterization, not tested in production.




Table 81. Synchronous non-multiplexed NOR/PSRAM read timings <sup>(1)(2)</sup>				
Symbol	Parameter	Min	Max	Unit
t <sub>w(CLK)</sub>	FSMC_CLK period	2T <sub>HCLK</sub> -0.5	-	ns
t <sub>d(CLKL-NExL)</sub>	FSMC_CLK low to FSMC_NEx low (x=02)	-	0.5	ns




<sup>1.</sup>  $C_L = 30 pF$ .

Table 81. Synchronous non-multiplexed NOR/PSRAM read timings<sup>(1)(2)</sup> (continued)

t <sub>d(CLKL-NExH)</sub>	FSMC_CLK low to FSMC_NEx high (x= 02)	0	-	ns
t <sub>d(CLKL-NADVL)</sub>	FSMC_CLK low to FSMC_NADV low	-	2	ns
t <sub>d(CLKL-NADVH)</sub>	FSMC_CLK low to FSMC_NADV high	3	-	ns
t <sub>d(CLKL-AV)</sub>	FSMC_CLK low to FSMC_Ax valid (x=1625)	-	0	ns
t <sub>d(CLKL-AIV)</sub>	FSMC_CLK low to FSMC_Ax invalid (x=1625)	2	-	ns
t <sub>d(CLKL-NOEL)</sub>	FSMC_CLK low to FSMC_NOE low	-	0.5	ns
t <sub>d(CLKL-NOEH)</sub>	FSMC_CLK low to FSMC_NOE high	1.5	-	ns
t <sub>su(DV-CLKH)</sub>	FSMC_D[15:0] valid data before FSMC_CLK high	6	-	ns
t <sub>h(CLKH-DV)</sub>	FSMC_D[15:0] valid data after FSMC_CLK high	3	-	ns
t <sub>su(NWAIT-CLKH)</sub>	FSMC_NWAIT valid before FSMC_CLK high	4	-	ns
t <sub>h(CLKH-NWAIT)</sub>	FSMC_NWAIT valid after FSMC_CLK high	0	-	ns

<sup>1.</sup>  $C_L = 30 pF$ .

Figure 62. Synchronous non-multiplexed PSRAM write timings



<sup>2.</sup> Based on characterization, not tested in production.

**Symbol** Min Max Unit **Parameter** FSMC CLK period  $2T_{HCLK}$ ns t<sub>w(CLK)</sub> td(CLKL-NExL) FSMC CLK low to FSMC NEx low (x=0..2) 1 ns FSMC\_CLK low to FSMC\_NEx high (x= 0...2) ns t<sub>d(CLKL-NExH)</sub> 7 FSMC CLK low to FSMC NADV low ns t<sub>d</sub>(CLKL-NADVL) FSMC CLK low to FSMC NADV high 6 ns t<sub>d(CLKL-NADVH)</sub> FSMC\_CLK low to FSMC\_Ax valid (x=16...25) \_ 0 ns t<sub>d(CLKL-AV)</sub> FSMC CLK low to FSMC Ax invalid (x=16...25) 6 ns t<sub>d(CLKL-AIV)</sub> FSMC CLK low to FSMC NWE low 1 t<sub>d(CLKL-NWEL)</sub> ns FSMC CLK low to FSMC NWE high 2 ns t<sub>d(CLKL-NWEH)</sub> t<sub>d(CLKL-Data)</sub> FSMC\_D[15:0] valid data after FSMC\_CLK low \_ 3 ns 3 FSMC CLK low to FSMC NBL high ns t<sub>d(CLKL-NBLH)</sub> FSMC\_NWAIT valid before FSMC\_CLK high 4 ns t<sub>su(NWAIT-CLKH)</sub> FSMC\_NWAIT valid after FSMC\_CLK high 0 ns t<sub>h(CLKH-NWAIT)</sub>

Table 82. Synchronous non-multiplexed PSRAM write timings<sup>(1)(2)</sup>

#### PC Card/CompactFlash controller waveforms and timings

*Figure 63* through *Figure 68* represent synchronous waveforms, and *Table 83* and *Table 84* provide the corresponding timings. The results shown in this table are obtained with the following FSMC configuration:

- COM.FSMC\_SetupTime = 0x04;
- COM.FSMC\_WaitSetupTime = 0x07;
- COM.FSMC HoldSetupTime = 0x04;
- COM.FSMC HiZSetupTime = 0x00;
- ATT.FSMC\_SetupTime = 0x04;
- ATT.FSMC\_WaitSetupTime = 0x07;
- ATT.FSMC\_HoldSetupTime = 0x04;
- ATT.FSMC\_HiZSetupTime = 0x00;
- IO.FSMC SetupTime = 0x04;
- IO.FSMC\_WaitSetupTime = 0x07;
- IO.FSMC\_HoldSetupTime = 0x04;
- IO.FSMC HiZSetupTime = 0x00;
- TCLRSetupTime = 0;
- TARSetupTime = 0.

In all timing tables, the T<sub>HCLK</sub> is the HCLK clock period.

<sup>1.</sup>  $C_L = 30 pF$ .

<sup>2.</sup> Based on characterization, not tested in production.





Figure 63. PC Card/CompactFlash controller waveforms for common memory read access

1. FSMC\_NCE4\_2 remains high (inactive during 8-bit access.

Figure 64. PC Card/CompactFlash controller waveforms for common memory write access






Figure 65. PC Card/CompactFlash controller waveforms for attribute memory read access

1. Only data bits 0...7 are read (bits 8...15 are disregarded).




Figure 66. PC Card/CompactFlash controller waveforms for attribute memory write access

1. Only data bits 0...7 are driven (bits 8...15 remains Hi-Z).




Figure 67. PC Card/CompactFlash controller waveforms for I/O space read access




Figure 68. PC Card/CompactFlash controller waveforms for I/O space write access

Table 83. Switching characteristics for PC Card/CF read and write cycles in attribute/common space  $^{(1)(2)}$ 

Symbol	Parameter	Min	Max	Unit
t <sub>v(NCEx-A)</sub>	FSMC_Ncex low to FSMC_Ay valid	-	0	ns
t <sub>h(NCEx_AI)</sub>	FSMC_NCEx high to FSMC_Ax invalid	4	-	ns
t <sub>d(NREG-NCEx)</sub>	FSMC_NCEx low to FSMC_NREG valid	-	3.5	ns
t <sub>h(NCEx-NREG)</sub>	FSMC_NCEx high to FSMC_NREG invalid	T <sub>HCLK</sub> +4	-	ns
t <sub>d(NCEx-NWE)</sub>	FSMC_NCEx low to FSMC_NWE low	-	5T <sub>HCLK</sub> +0.5	ns
t <sub>d(NCEx-NOE)</sub>	FSMC_NCEx low to FSMC_NOE low	-	5T <sub>HCLK</sub> +0.5	ns
t <sub>w(NOE)</sub>	FSMC_NOE low width	8T <sub>HCLK</sub> -1	8T <sub>HCLK</sub> +1	ns
t <sub>d(NOE_NCEx)</sub>	FSMC_NOE high to FSMC_NCEx high	5T <sub>HCLK</sub> +2.5	-	ns
t <sub>su (D-NOE)</sub>	FSMC_D[15:0] valid data before FSMC_NOE high	4.5	-	ns
t <sub>h(N0E-D)</sub>	FSMC_N0E high to FSMC_D[15:0] invalid	3	-	ns
t <sub>w(NWE)</sub>	FSMC_NWE low width	8T <sub>HCLK</sub> -0.5	8T <sub>HCLK</sub> + 3	ns
t <sub>d(NWE_NCEx)</sub>	FSMC_NWE high to FSMC_NCEx high	5T <sub>HCLK</sub> -1	-	ns
t <sub>d(NCEx-NWE)</sub>	FSMC_NCEx low to FSMC_NWE low	-	5T <sub>HCLK</sub> + 1	ns
t <sub>v(NWE-D)</sub>	FSMC_NWE low to FSMC_D[15:0] valid	-	0	ns
t <sub>h</sub> (NWE-D)	FSMC_NWE high to FSMC_D[15:0] invalid	8T <sub>HCLK</sub> –1	-	ns
t <sub>d</sub> (D-NWE)	FSMC_D[15:0] valid before FSMC_NWE high	13T <sub>HCLK</sub> –1	-	ns

<sup>1.</sup>  $C_L = 30 pF$ .

<sup>2.</sup> Based on characterization, not tested in production.



ıar	ole 84. Switching characteristics for PC Card/C in I/O space <sup>(1)(2)</sup>	F read and wr	rite cycles
	<b>5</b>		

Symbol	Parameter	Min	Max	Unit
t <sub>w(NIOWR)</sub>	FSMC_NIOWR low width	8T <sub>HCLK</sub> –1	-	ns
t <sub>v(NIOWR-D)</sub>	FSMC_NIOWR low to FSMC_D[15:0] valid	-	5T <sub>HCLK</sub> -1	ns
t <sub>h(NIOWR-D)</sub>	FSMC_NIOWR high to FSMC_D[15:0] invalid	8T <sub>HCLK</sub> -2	-	ns
t <sub>d(NCE4_1-NIOWR)</sub>	FSMC_NCE4_1 low to FSMC_NIOWR valid	-	5T <sub>HCLK</sub> + 2.5	ns
t <sub>h(NCEx-NIOWR)</sub>	FSMC_NCEx high to FSMC_NIOWR invalid	5T <sub>HCLK</sub> -1.5	-	ns
t <sub>d(NIORD-NCEx)</sub>	FSMC_NCEx low to FSMC_NIORD valid	-	5T <sub>HCLK</sub> + 2	ns
t <sub>h(NCEx-NIORD)</sub>	FSMC_NCEx high to FSMC_NIORD) valid	5T <sub>HCLK</sub> - 1.5	-	ns
t <sub>w(NIORD)</sub>	FSMC_NIORD low width	8T <sub>HCLK</sub> -0.5	-	ns
t <sub>su(D-NIORD)</sub>	FSMC_D[15:0] valid before FSMC_NIORD high	9	-	ns
t <sub>d(NIORD-D)</sub>	FSMC_D[15:0] valid after FSMC_NIORD high	0	-	ns

<sup>1.</sup>  $C_L = 30 pF$ .

### NAND controller waveforms and timings

*Figure 69* through *Figure 72* represent synchronous waveforms, and *Table 85* and *Table 86* provide the corresponding timings. The results shown in this table are obtained with the following FSMC configuration:

- COM.FSMC\_SetupTime = 0x01;
- COM.FSMC\_WaitSetupTime = 0x03;
- COM.FSMC\_HoldSetupTime = 0x02;
- COM.FSMC\_HiZSetupTime = 0x01;
- ATT.FSMC\_SetupTime = 0x01;
- ATT.FSMC\_WaitSetupTime = 0x03;
- ATT.FSMC\_HoldSetupTime = 0x02;
- ATT.FSMC\_HiZSetupTime = 0x01;
- Bank = FSMC\_Bank\_NAND;
- MemoryDataWidth = FSMC MemoryDataWidth 16b;
- ECC = FSMC\_ECC\_Enable;
- ECCPageSize = FSMC\_ECCPageSize\_512Bytes;
- TCLRSetupTime = 0;
- TARSetupTime = 0.

In all timing tables, the T<sub>HCLK</sub> is the HCLK clock period.

<sup>2.</sup> Based on characterization, not tested in production.


FSMC\_NCEX


ALE (FSMC\_A17)
CLE (FSMC\_A16)

FSMC\_NWE

FSMC\_NOE (NRE)

Figure 69. NAND controller waveforms for read access








Figure 71. NAND controller waveforms for common memory read access

Figure 72. NAND controller waveforms for common memory write access




Table 85. Switching characteristics for NAND Flash read cycles<sup>(1)</sup>

Symbol	Parameter	Min	Max	Unit
t <sub>w(N0E)</sub>	FSMC_NOE low width	4T <sub>HCLK</sub> - 0.5	4T <sub>HCLK</sub> + 3	ns
t <sub>su(D-NOE)</sub>	FSMC_D[15-0] valid data before FSMC_NOE high	10	-	ns
t <sub>h(NOE-D)</sub>	FSMC_D[15-0] valid data after FSMC_NOE high	0	-	ns
t <sub>d(ALE-NOE)</sub>	FSMC_ALE valid before FSMC_NOE low	-	3T <sub>HCLK</sub>	ns
t <sub>h(NOE-ALE)</sub>	FSMC_NWE high to FSMC_ALE invalid	3T <sub>HCLK</sub> -2	-	ns

<sup>1.</sup>  $C_L = 30 pF$ .

Symbol	Parameter	Min	Max	Unit
t <sub>w(NWE)</sub>	FSMC_NWE low width	4T <sub>HCLK</sub> -1	4T <sub>HCLK</sub> + 3	ns
t <sub>v(NWE-D)</sub>	FSMC_NWE low to FSMC_D[15-0] valid	i	0	ns
t <sub>h(NWE-D)</sub>	FSMC_NWE high to FSMC_D[15-0] invalid	3T <sub>HCLK</sub> –2	-	ns
t <sub>d(D-NWE)</sub>	FSMC_D[15-0] valid before FSMC_NWE high	5T <sub>HCLK</sub> -3	-	ns
t <sub>d(ALE-NWE)</sub>	FSMC_ALE valid before FSMC_NWE low	-	3T <sub>HCLK</sub>	ns
t <sub>h(NWE-ALE)</sub>	FSMC_NWE high to FSMC_ALE invalid	3T <sub>HCLK</sub> –2	-	ns

Table 86. Switching characteristics for NAND Flash write cycles<sup>(1)</sup>

### 5.3.26 Camera interface (DCMI) timing specifications

Unless otherwise specified, the parameters given in *Table 87* for DCMI are derived from tests performed under the ambient temperature,  $f_{HCLK}$  frequency and  $V_{DD}$  supply voltage summarized in *Table 13*, with the following configuration:

PCK polarity: falling

VSYNC and HSYNC polarity: high

Data format: 14 bits

1/DCMI\_PIXCLK

Pixel clock

HSYNC

VSYNC

DATA[0:13]

MS32414V1

Figure 73. DCMI timing diagram

Table 87. DCMI characteristics<sup>(1)</sup>

Symbol	Parameter	Min	Max	Unit
	Frequency ratio DCMI_PIXCLK/f <sub>HCLK</sub>	-	0.4	
DCMI_PIXCLK	Pixel clock input	-	54	MHz
D <sub>pixel</sub>	Pixel clock input duty cycle	30	70	%

<sup>1.</sup>  $C_L = 30 pF$ .

Symbol	Parameter	Min	Max	Unit
t <sub>su(DATA)</sub>	Data input setup time	2.5	-	
t <sub>h(DATA)</sub>	Data hold time	1	-	
t <sub>su(HSYNC)</sub> , t <sub>su(VSYNC)</sub>	HSYNC/VSYNC input setup time	2	-	ns
t <sub>h(HSYNC)</sub> , t <sub>h(VSYNC)</sub>	HSYNC/VSYNC input hold time	0.5	-	

Table 87. DCMI characteristics<sup>(1)</sup> (continued)

### 5.3.27 SD/SDIO MMC card host interface (SDIO) characteristics

Unless otherwise specified, the parameters given in *Table 88* are derived from tests performed under ambient temperature,  $f_{PCLK_X}$  frequency and  $V_{DD}$  supply voltage conditions summarized in *Table 14* with the following configuration:

- Output speed is set to OSPEEDRy[1:0] = 10
- Capacitive load C = 30 pF
- Measurement points are done at CMOS levels: 0.5V<sub>DD</sub>

Refer to Section 5.3.16: I/O port characteristics for more details on the input/output characteristics.




Figure 74. SDIO high-speed mode

<sup>1.</sup> Data based on characterization results, not tested in production.

CK ⊢<sup>t</sup>ovd **◆** tohd D, CMD (output) ai14888

Figure 75. SD default mode

Table 88. Dynamic characteristics: SD / MMC characteristics<sup>(1)</sup>

Symbol	Parameter	Conditions	Min	Тур	Max	Unit		
f <sub>PP</sub>	Clock frequency in data transfer mode		0		48	MHz		
	SDIO_CK/f <sub>PCLK2</sub> frequency ratio		-	-	8/3	-		
t <sub>W(CKL)</sub>	Clock low time	fpp = 48 MHz	8.5	9	-	no		
t <sub>W(CKH)</sub>	Clock high time	fpp = 48 MHz	8.3	10	-	ns		
CMD, D inpu	ts (referenced to CK) in MMC and SD HS mode							
t <sub>ISU</sub>	Input setup time HS	fpp = 48 MHz	3	-	-	no		
t <sub>IH</sub>	Input hold time HS	fpp = 48 MHz	0	-	-	ns		
CMD, D outp	uts (referenced to CK) in MMC and SD HS mod	le						
t <sub>OV</sub>	Output valid time HS	fpp = 48 MHz	-	4.5	6	no		
t <sub>OH</sub>	Output hold time HS	fpp = 48 MHz	1	-	-	ns		
CMD, D inpu	ts (referenced to CK) in SD default mode	•						
t <sub>ISUD</sub>	Input setup time SD	fpp = 24 MHz	1.5	-	-	no		
t <sub>IHD</sub>	Input hold time SD	fpp = 24 MHz	0.5	-	-	ns		
CMD, D outp	CMD, D outputs (referenced to CK) in SD default mode							
t <sub>OVD</sub>	Output valid default time SD	fpp = 24 MHz	-	4.5	7	ne		
t <sub>OHD</sub>	Output hold default time SD	fpp = 24 MHz	0.5	-	-	ns		

<sup>1.</sup> Data based on characterization results, not tested in production.

#### 5.3.28 **RTC** characteristics

**Table 89. RTC characteristics** 

Symbol	Parameter	Conditions	Min	Max
-	f <sub>PCLK1</sub> /RTCCLK frequency ratio	Any read/write operation from/to an RTC register	4	-

## 6 Package characteristics

# 6.1 Package mechanical data

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: <a href="www.st.com">www.st.com</a>. ECOPACK® is an ST trademark.




Figure 76. WLCSP90 - 0.400 mm pitch wafer level chip size package outline

Table 90. WLCSP90 - 0.400 mm pitch wafer level chip size package mechanical data

Complete		millimeters		inches <sup>(1)</sup>		
Symbol	Min	Тур	Max	Min	Тур	Max
А	0.520	0.570	0.620	0.0205	0.0224	0.0244
A1	0.165	0.190	0.215	0.0065	0.0075	0.0085
A2	0.350	0.380	0.410	0.0138	0.015	0.0161
b	0.240	0.270	0.300	0.0094	0.0106	0.0118
D	4.178	4.218	4.258	0.1645	0.1661	0.1676
E	3.964	3.969	4.004	0.1561	0.1563	0.1576
е		0.400			0.0157	
e1		3.600			0.1417	
e2		3.200			0.126	
F		0.312			0.0123	
G		0.385			0.0152	
eee			0.050			0.0020

<sup>1.</sup> Values in inches are converted from mm and rounded to 4 decimal digits.






Figure 77. LQFP64 - 10 x 10 mm 64 pin low-profile quad flat package outline

Table 91. LQFP64 - 10 x 10 mm 64 pin low-profile quad flat package mechanical data

Current al		millimeters in		inches <sup>(1)</sup>		
Symbol -	Min	Тур	Max	Min	Тур	Max
Α			1.600			0.0630
A1	0.050		0.150	0.0020		0.0059
A2	1.350	1.400	1.450	0.0531	0.0551	0.0571
b	0.170	0.220	0.270	0.0067	0.0087	0.0106
С	0.090		0.200	0.0035		0.0079
D		12.000			0.4724	
D1		10.000			0.3937	
E		12.000			0.4724	
E1		10.000			0.3937	
е		0.500			0.0197	
θ	0°	3.5°	7°	0°	3.5°	7°
L	0.450	0.600	0.750	0.0177	0.0236	0.0295
L1		1.000			0.0394	
N	Number of pins					
14			(	64		

<sup>1.</sup> Values in inches are converted from mm and rounded to 4 decimal digits.




Figure 78. LQFP64 recommended footprint

- 1. Drawing is not to scale.
- 2. Dimensions are in millimeters.




Figure 79. LQFP100, 14 x 14 mm 100-pin low-profile quad flat package outline

Table 92. LQPF100 – 14 x 14 mm 100-pin low-profile quad flat package mechanical data<sup>(1)</sup>

Cumbal		millimeters		inches		
Symbol	Min	Тур	Max	Min	Тур	Max
Α			1.600			0.0630
A1	0.050		0.150	0.0020		0.0059
A2	1.350	1.400	1.450	0.0531	0.0551	0.0571
b	0.170	0.220	0.270	0.0067	0.0087	0.0106
С	0.090		0.200	0.0035		0.0079
D	15.800	16.000	16.200	0.6220	0.6299	0.6378
D1	13.800	14.000	14.200	0.5433	0.5512	0.5591
D3		12.000			0.4724	
E	15.80v	16.000	16.200	0.6220	0.6299	0.6378
E1	13.800	14.000	14.200	0.5433	0.5512	0.5591
E3		12.000			0.4724	
е		0.500			0.0197	
L	0.450	0.600	0.750	0.0177	0.0236	0.0295
L1		1.000			0.0394	
k	0°	3.5°	7°	0°	3.5°	7°
ccc			0.080			0.0031

<sup>1.</sup> Values in inches are converted from mm and rounded to 4 decimal digits.




Figure 80. LQFP100 recommended footprint

- 1. Drawing is not to scale.
- 2. Dimensions are in millimeters.




Figure 81. LQFP144, 20 x 20 mm, 144-pin low-profile quad flat package outline

Table 93. LQFP144, 20 x 20 mm, 144-pin low-profile quad flat package mechanical data

Comple of		millimeters	illimeters		inches <sup>(1)</sup>	
Symbol	Min	Тур	Max	Min	Тур	Max
Α			1.600			0.0630
A1	0.050		0.150	0.0020		0.0059
A2	1.350	1.400	1.450	0.0531	0.0551	0.0571
b	0.170	0.220	0.270	0.0067	0.0087	0.0106
С	0.090		0.200	0.0035		0.0079
D	21.800	22.000	22.200	0.8583	0.8661	0.874
D1	19.800	20.000	20.200	0.7795	0.7874	0.7953
D3		17.500			0.689	
E	21.800	22.000	22.200	0.8583	0.8661	0.8740
E1	19.800	20.000	20.200	0.7795	0.7874	0.7953
E3		17.500			0.6890	
е		0.500			0.0197	
L	0.450	0.600	0.750	0.0177	0.0236	0.0295
L1		1.000			0.0394	

Table 93. LQFP144, 20 x 20 mm, 144-pin low-profile quad flat package mechanical data

Symbol	millimeters			inches <sup>(1)</sup>		
Symbol	Min	Тур	Max	Min	Тур	Max
k	0°	3.5°	7°	0°	3.5°	7°
ccc			0.080			0.0031

<sup>1.</sup> Values in inches are converted from mm and rounded to 4 decimal digits.

108
109
109
109
109
17.85
17.85
19.9
19.9
19.9

22.6

1. Drawing is not to scale.

ai14905c

<sup>2.</sup> Dimensions are in millimeters.

Figure 83. UFBGA176+25 - ultra thin fine pitch ball grid array  $10 \times 10 \times 0.6$  mm, package outline

Table 94. UFBGA176+25 - ultra thin fine pitch ball grid array  $10 \times 10 \times 0.6$  mm mechanical data

Oranah al	millimeters			inches <sup>(1)</sup>		
Symbol	Min	Тур	Max	Min	Тур	Max
Α	0.460	0.530	0.600	0.0181	0.0209	0.0236
A1	0.050	0.080	0.110	0.002	0.0031	0.0043
A2	0.400	0.450	0.500	0.0157	0.0177	0.0197
b	0.230	0.280	0.330	0.0091	0.0110	0.0130
D	9.900	10.000	10.100	0.3898	0.3937	0.3976
E	9.900	10.000	10.100	0.3898	0.3937	0.3976
е		0.650			0.0256	
F	0.425	0.450	0.475	0.0167	0.0177	0.0187
ddd			0.080			0.0031
eee			0.150			0.0059
fff			0.080			0.0031

<sup>1.</sup> Values in inches are converted from mm and rounded to 4 decimal digits.




Figure 84. LQFP176 24 x 24 mm, 176-pin low-profile quad flat package outline

Table 95. LQFP176, 24 x 24 mm, 176-pin low-profile quad flat package mechanical data


Complete	millimeters				inches <sup>(1)</sup>	
Symbol	Min	Тур	Max	Min	Тур	Max
Α			1.600			0.0630
A1	0.050		0.150	0.0020		
A2	1.350		1.450	0.0531		0.0060
b	0.170		0.270	0.0067		0.0106
С	0.090		0.200	0.0035		0.0079
D	23.900		24.100	0.9409		0.9488
E	23.900		24.100	0.9409		0.9488
е		0.500			0.0197	
HD	25.900		26.100	1.0200		1.0276
HE	25.900		26.100	1.0200		1.0276
L	0.450		0.750	0.0177		0.0295
L1		1.000			0.0394	
ZD		1.250			0.0492	
ZE		1.250			0.0492	

Table 95. LQFP176, 24 x 24 mm, 176-pin low-profile quad flat package mechanical data

Symbol		millimeters			inches <sup>(1)</sup>	
Symbol	Min	Тур	Max	Min	Тур	Max
ccc			0.080			0.0031
k	0 °		7 °	0 °		7 °

<sup>1.</sup> Values in inches are converted from mm and rounded to 4 decimal digits.

Figure 85. LQFP176 recommended footprint



1. Dimensions are expressed in millimeters.

### 6.2 Thermal characteristics

The maximum chip-junction temperature,  $T_J$  max, in degrees Celsius, may be calculated using the following equation:

 $T_J \max = T_A \max + (P_D \max x \Theta_{JA})$ 

#### Where:

- T<sub>A</sub> max is the maximum ambient temperature in °C,
- Θ<sub>JA</sub> is the package junction-to-ambient thermal resistance, in °C/W,
- $P_D$  max is the sum of  $P_{INT}$  max and  $P_{I/O}$  max ( $P_D$  max =  $P_{INT}$  max +  $P_{I/O}$ max),
- P<sub>INT</sub> max is the product of I<sub>DD</sub> and V<sub>DD</sub>, expressed in Watts. This is the maximum chip internal power.

P<sub>I/O</sub> max represents the maximum power dissipation on output pins where:

$$P_{I/O} \max = \sum (V_{OL} \times I_{OL}) + \sum ((V_{DD} - V_{OH}) \times I_{OH}),$$

taking into account the actual  $V_{OL}$  /  $I_{OL}$  and  $V_{OH}$  /  $I_{OH}$  of the I/Os at low and high level in the application.

Symbol	Parameter	Value	Unit
	Thermal resistance junction-ambient LQFP64 - 10 × 10 mm / 0.5 mm pitch	46	
	Thermal resistance junction-ambient LQFP100 - 14 × 14 mm / 0.5 mm pitch	43	
$\Theta_{\sf JA}$	Thermal resistance junction-ambient LQFP144 - 20 × 20 mm / 0.5 mm pitch	40	°C/W
	Thermal resistance junction-ambient LQFP176 - 24 × 24 mm / 0.5 mm pitch	38	C/VV
	Thermal resistance junction-ambient UFBGA176 - 10× 10 mm / 0.65 mm pitch	39	
	Thermal resistance junction-ambient WLCSP90 - 0.400 mm pitch	38.1	


Table 96. Package thermal characteristics

#### Reference document

JESD51-2 Integrated Circuits Thermal Test Method Environment Conditions - Natural Convection (Still Air). Available from www.jedec.org.

## 7 Part numbering

Table 97. Ordering information scheme




TR = tape and reel

For a list of available options (speed, package, etc.) or for further information on any aspect of this device, please contact your nearest ST sales office.

## Appendix A Application block diagrams


### A.1 USB OTG full speed (FS) interface solutions

Figure 86. USB controller configured as peripheral-only and used in Full speed mode



- 1. External voltage regulator only needed when building a  $V_{\mbox{\scriptsize BUS}}$  powered device.
- 2. The same application can be developed using the OTG HS in FS mode to achieve enhanced performance thanks to the large Rx/Tx FIFO and to a dedicated DMA controller.

Figure 87. USB controller configured as host-only and used in full speed mode



- The current limiter is required only if the application has to support a V<sub>BUS</sub> powered device. A basic power switch can be used if 5 V are available on the application board.
- 2. The same application can be developed using the OTG HS in FS mode to achieve enhanced performance thanks to the large Rx/Tx FIFO and to a dedicated DMA controller.





Figure 88. USB controller configured in dual mode and used in full speed mode

- 1. External voltage regulator only needed when building a  $V_{BUS}$  powered device.
- 2. The current limiter is required only if the application has to support a  $V_{BUS}$  powered device. A basic power switch can be used if 5 V are available on the application board.
- 3. The ID pin is required in dual role only.
- 4. The same application can be developed using the OTG HS in FS mode to achieve enhanced performance thanks to the large Rx/Tx FIFO and to a dedicated DMA controller.

#### **USB OTG high speed (HS) interface solutions A.2**

Figure 89. USB controller configured as peripheral, host, or dual-mode and used in high speed mode STM32F4xx



It is possible to use MCO1 or MCO2 to save a crystal. It is however not mandatory to clock the STM32F40x with a 24 or 26 MHz crystal when using USB HS. The above figure only shows an example of a possible

<sup>2.</sup> The ID pin is required in dual role only.

#### **A.3 Ethernet interface solutions**

STM32 MII\_TX\_CLK MII\_TX\_EN MCU Ethernet Ethernet MII\_TXD[3:0] MAC 10/100 PHY 10/100 MII CRS MII = 15 pins MII COL HCLK<sup>(1)</sup>\_ MII\_RX\_CLK MII + MDC MII\_RXD[3:0] MII\_RX\_DV = 17 pins IEEE1588 PTP Timer MII RX ER input trigge Timestamp comparator TIM2 MDIO MDC PPS OUT(2) **HCLK** PLL **XTAL** osc 25 MHz⊑ PHY\_CLK 25 MHz MCO1/MCO2 XT1

Figure 90. MII mode using a 25 MHz crystal

- 1.  $f_{HCLK}$  must be greater than 25 MHz.
- 2. Pulse per second when using IEEE1588 PTP optional signal.




Figure 91. RMII with a 50 MHz oscillator

1. f<sub>HCLK</sub> must be greater than 25 MHz.

MS19968V1




Figure 92. RMII with a 25 MHz crystal and PHY with PLL

- 1. f<sub>HCLK</sub> must be greater than 25 MHz.
- 2. The 25 MHz (PHY\_CLK) must be derived directly from the HSE oscillator, before the PLL block.

# 8 Revision history

Table 98. Document revision history

Date	Revision	Changes
15-Sep-2011	1	Initial release.
24-Jan-2012	2	Added WLCSP90 package on cover page. Renamed USART4 and USART5 into UART4 and UART5, respectively.  Updated number of USB OTG HS and FS in Table 2: STM32F405xx and STM32F407xx: features and peripheral counts.  Updated Figure 3: Compatible board design between STM32F10xx/STM32F2xx/STM32F4xx for LQFP144 package and Figure 4: Compatible board design between STM32F2xx and STM32F4xx for LQFP176 and BGA176 packages, and removed note 1 and 2.  Updated Section 2.2.9: Flexible static memory controller (FSMC). Modified I/Os used to reprogram the Flash memory for CAN2 and USB OTG FS in Section 2.2.13: Boot modes.  Updated note in Section 2.2.14: Power supply schemes.  PDR_ON no more available on LQFP100 package. Updated Section 2.2.16: Voltage regulator. Updated condition to obtain a minimum supply voltage of 1.7 V in the whole document.  Renamed USART4/5 to UART4/5 and added LIN and IrDA feature for UART4 and UART5 in Table 5: USART feature comparison.  Removed support of I2C for OTG PHY in Section 2.2.30: Universal serial bus on-the-go full-speed (OTG_FS).  Added Table 6: Legend/abbreviations used in the pinout table.  Table 7: STM32F40x pin and ball definitions: replaced V <sub>SS_3</sub> , V <sub>SS_4</sub> , and V <sub>SS_8</sub> by V <sub>SS</sub> ; reformatted Table 7: STM32F40x pin and ball definitions to better highlight I/O structure, and alternate functions versus additional functions; signal corresponding to LQFP100 pin 99 changed from PDR_ON to V <sub>SS</sub> ; EVENTOUT added in the list of alternate functions for all I/Os; ADC3_IN8 added as alternate function for PD11 and PD12, respectively; PH10 alternate function for PD11 and PD12, respectively; PH10 alternate function for PD11 and PD12, respectively; PH10 alternate function mapping.  Changed TCM data RAM to CCM data RAM in Figure 18: STM32F40x memory map.  Added I <sub>VDD</sub> and I <sub>VSS</sub> maximum values in Table 12: Current characteristics.  Added Note 1 related to f <sub>HCLK</sub> , updated Note 2 in Table 14: General operating conditions, and added maximum power dissipation values. Updated Table 15: Limitations depending on

Table 98. Document revision history (continued)

Date	Revision	Changes
24-Jan-2012	2 (continued)	Added V <sub>12</sub> in Table 19: Embedded reset and power control block characteristics.  Updated Table 21: Typical and maximum current consumption in Run mode, code with data processing running from Flash memory (ART accelerator disabled) and Table 20: Typical and maximum current consumption in Run mode, code with data processing running from Flash memory (ART accelerator enabled) or RAM. Added Figure , Figure 25, Figure 26, and Figure 27.  Updated Table 22: Typical and maximum current consumption in Sleep mode and removed Note 1.  Updated Table 23: Typical and maximum current consumptions in Stop mode and Table 24: Typical and maximum current consumptions in Standby mode, Table 25: Typical and maximum current consumptions in VBAT mode, and Table 26: Switching output I/O current consumption.  Section: On-chip peripheral current consumption: modified conditions, and updated Table 27: Peripheral current consumption and Note 2.  Changed f <sub>HSE_ext</sub> to 50 MHz and t <sub>r(HSE)</sub> t <sub>f(HSE)</sub> maximum value in Table 29: High-speed external user clock characteristics.  Added C <sub>in(LSE)</sub> in Table 30: Low-speed external user clock characteristics.  Updated maximum PLL input clock frequency, removed related note, and deleted jitter for MCO for RMII Ethernet typical value in Table 35: Main PLL characteristics. Updated maximum PLLI2S input clock frequency and removed related note in Table 36: PLLI2S (audio PLL) characteristics.  Updated Section: Flash memory to specify that the devices are shipped to customers with the Flash memory erased. Updated Table 38: Flash memory programming.  Updated Table 42: EMS characteristics, and Table 43: EMI characteristics.  Updated Table 46: ULPI timing diagram and Table 62: ULPI timing.  Added tounter and t <sub>MAX_COUNT</sub> in Table 51: Characteristics of TIMx connected to the APB1 domain and Table 52: Characteristics of TIMx connected to the APB2 domain. Updated Table 65: Dynamic characteristics.



Table 98. Document revision history (continued)

Date	Revision	Changes
24-Jan-2012	2 (continued)	Updated Table 61: USB HS clock timing parameters Updated Table 67: ADC characteristics. Updated Table 68: ADC accuracy at fADC = 30 MHz. Updated Note 1 in Table 74: DAC characteristics. Section 5.3.25: FSMC characteristics: updated Table 75 to Table 86, changed C <sub>L</sub> value to 30 pF, and modified FSMC configuration for asynchronous timings and waveforms. Updated Figure 60: Synchronous multiplexed PSRAM write timings. Updated Table 96: Package thermal characteristics. Appendix A.1: USB OTG full speed (FS) interface solutions: modified Figure 86: USB controller configured as peripheral-only and used in Full speed mode added Note 2, updated Figure 87: USB controller configured as host-only and used in full speed mode and added Note 2, changed Figure 88: USB controller configured in dual mode and used in full speed mode and added Note 3. Appendix A.2: USB OTG high speed (HS) interface solutions: removed figures USB OTG HS device-only connection in FS mode and USB OTG HS host-only connection in FS mode, and updated Figure 89: USB controller configured as peripheral, host, or dual-mode and used in high speed mode and added Note 2. Added Appendix A.3: Ethernet interface solutions.

Table 98. Document revision history (continued)

Date
31-May-2012



Table 98. Document revision history (continued)

Date	Revision	Changes
Date 31-May-2012	Revision  3 (continued)	Removed f <sub>HSE_ext</sub> typical value in <i>Table 29: High-speed external user clock characteristics</i> . Updated <i>Table 31: HSE 4-26 MHz oscillator characteristics</i> and <i>Table 32: LSE oscillator characteristics (fLSE = 32.768 kHz)</i> .  Added f <sub>PLL48_OUT</sub> maximum value in <i>Table 35: Main PLL characteristics</i> .  Modified equation 1 and 2 in <i>Section 5.3.11: PLL spread spectrum clock generation (SSCG) characteristics</i> .  Updated <i>Table 38: Flash memory characteristics, Table 39: Flash memory programming</i> , and <i>Table 40: Flash memory programming with VPP</i> .  Updated <i>Section : Output driving current</i> . <i>Table 53: I2C characteristics: Note 4</i> updated and applied to t <sub>h(SDA)</sub> in Fast mode, and removed note 4 related to t <sub>h(SDA)</sub> minimum value.  Updated <i>Table 67: ADC characteristics</i> . Updated note concerning ADC accuracy vs. negative injection current below <i>Table 68: ADC accuracy at fADC = 30 MHz</i> .  Added WLCSP90 thermal resistance in <i>Table 96: Package thermal characteristics</i> .
		Updated Table 90: WLCSP90 - 0.400 mm pitch wafer level chip size package mechanical data.
		Updated Figure 83: UFBGA176+25 - ultra thin fine pitch ball grid array 10 × 10 × 0.6 mm, package outline and Table 94: UFBGA176+25 - ultra thin fine pitch ball grid array 10 × 10 × 0.6 mm mechanical data.
		Added Figure 85: LQFP176 recommended footprint.
		Removed 256 and 768 Kbyte Flash memory density from <i>Table 97:</i> Ordering information scheme.

Table 98. Document revision history (continued)

Date	Revision	Changes
		Modified Note 1 below Table 2: STM32F405xx and STM32F407xx:
		features and peripheral counts.
		Updated <i>Figure 4</i> title.
		Updated Note 3 below Figure 21: Power supply scheme.
		Changed simplex mode into half-duplex mode in Section 2.2.25: Inter- integrated sound (I2S).
		Replaced DAC1_OUT and DAC2_OUT by DAC_OUT1 and DAC_OUT2, respectively.
		Updated pin 36 signal in Figure 15: STM32F40x LQFP176 pinout.
		Changed pin number from F8 to D4 for PA13 pin in <i>Table 7: STM32F40x pin and ball definitions</i> .
		Replaced TIM2_CH1/TIM2_ETR by TIM2_CH1_ETR for PA0 and PA5
		pins in Table 9: Alternate function mapping.
		Changed system memory into System memory + OTP in <i>Figure 18: STM32F40x memory map</i> .
		Added Note 1 below Table 16: VCAP_1/VCAP_2 operating conditions.
		Updated I <sub>DDA</sub> description in <i>Table 74: DAC characteristics</i> .
		Removed PA9/PB13 connection to VBUS in Figure 86: USB controller
		configured as peripheral-only and used in Full speed mode and Figure 87: USB controller configured as host-only and used in full
		speed mode.
		Updated SPI throughput on front page and Section 2.2.24: Serial peripheral interface (SPI)
04-Jun-2013	4	Updated operating voltages in <i>Table 2: STM32F405xx and STM32F407xx: features and peripheral counts</i>
		Updated note in Section 2.2.14: Power supply schemes
		Updated Section 2.2.15: Power supply supervisor
		Updated "Regulator ON" paragraph in Section 2.2.16: Voltage regulator
		Removed note in Section 2.2.19: Low-power modes
		Corrected wrong reference manual in Section 2.2.28: Ethernet MAC interface with dedicated DMA and IEEE 1588 support
		Updated Table 15: Limitations depending on the operating power supply range
		Updated Table 24: Typical and maximum current consumptions in Standby mode
		Updated Table 25: Typical and maximum current consumptions in VBAT mode
		Updated Table 36: PLLI2S (audio PLL) characteristics
		Updated Table 43: EMI characteristics
		Updated Table 48: Output voltage characteristics
		Updated Table 50: NRST pin characteristics
		Updated Table 55: SPI dynamic characteristics
		Updated Table 56: I2S dynamic characteristics
		Deleted Table 59
		Updated Table 62: ULPI timing
		Updated Figure 47: Ethernet SMI timing diagram



Table 98. Document revision history (continued)

Doto	Table 98. Document revision history (continued)				
Date	Revision	Changes			
04-Jun-2013	4 (continued)	Updated Figure 83: UFBGA176+25 - ultra thin fine pitch ball grid array 10 × 10 × 0.6 mm, package outline Updated Table 94: UFBGA176+25 - ultra thin fine pitch ball grid array 10 × 10 × 0.6 mm mechanical data Updated Figure 5: STM32F40x block diagram Updated Section 2: Description Updated footnote (3) in Table 2: STM32F405xx and STM32F407xx: features and peripheral counts Updated Figure 3: Compatible board design between STM32F10xx/STM32F2xx/STM32F4xx for LQFP144 package Updated Figure 4: Compatible board design between STM32F2xx and STM32F10xx/STM32F2xx/STM32F4xx for LQFP16 and BGA176 packages Updated Section 2.2.14: Power supply schemes Updated Section 2.2.15: Power supply supervisor Updated Section 2.2.16: Voltage regulator, including figures. Updated Table 14: General operating conditions, including footnote (2). Updated Table 15: Limitations depending on the operating power supply range, including footnote (8). Updated footnote (1) in Table 66: ADC caccuracy at fADC = 30 MHz. Updated footnote (1) in Table 67: ADC characteristics. Updated Figure 9: Regulator OFF. Updated Figure 9: Regulator ON/OFF and internal reset ON/OFF availability. Updated footnote (2) of Figure 21: Power supply scheme. Replaced respectively "I2S3S_WS" by "I2S3_WS", "I2S3S_CK" by "I2S3_CK" and "FSMC_BLN1" by "FSMC_NBL1" in Table 9: Alternate function mapping. Added "EVENTOUT" as alternate function "AF15" for pin PC13, PC14, PC15, PH0, PH1, PI8 in Table 9: Alternate function mapping Replaced "DCMI_12" by "DCMI_D12" in Table 7: STM32F40x pin and ball definitions.  Removed the following sentence from Section : I2C interface characteristics: "Unless otherwise specified, the parameters given in Table 53 are derived from tests performed under the ambient temperature, fpcLk1 frequency and V <sub>DD</sub> supply voltage conditions summarized in Table 14."  In Table 7: STM32F40x pin and ball definitions on page 45:  For pin P			

Table 98. Document revision history (continued)

Date	Revision	Changes
		Updated Figure 6: Multi-AHB matrix.
		Updated Figure 7: Power supply supervisor interconnection with internal reset OFF
		Changed 1.2 V to V <sub>12</sub> in <i>Section : Regulator OFF</i>
		Updated LQFP176 pin 48.
		Updated Section 1: Introduction.
		Updated Section 2: Description.
		Updated operating voltage in <i>Table 2: STM32F405xx and STM32F407xx: features and peripheral counts.</i>
		Updated <i>Note 1</i> .
		Updated Section 2.2.15: Power supply supervisor.
		Updated Section 2.2.16: Voltage regulator.
		Updated Figure 9: Regulator OFF.
		Updated Table 3: Regulator ON/OFF and internal reset ON/OFF
		availability.
		Updated Section 2.2.19: Low-power modes.
		Updated Section 2.2.20: VBAT operation.
		Updated Section 2.2.22: Inter-integrated circuit interface (I <sup>2</sup> C) .
		Updated pin 48 in Figure 15: STM32F40x LQFP176 pinout.
		Updated Table 6: Legend/abbreviations used in the pinout table.
		Updated Table 7: STM32F40x pin and ball definitions.
	4	Updated Table 14: General operating conditions.
04-Jun-2013	(continued)	Updated Table 15: Limitations depending on the operating power
	(oonanaca)	supply range. Updated Section 5.3.7: Wakeup time from low-power mode.
		Updated Table 33: HSI oscillator characteristics.
		Updated Section 5.3.15: I/O current injection characteristics.
		Updated Table 47: I/O static characteristics.
		Updated Table 50: NRST pin characteristics.
		Updated Table 53: I2C characteristics.
		Updated Figure 39: I2C bus AC waveforms and measurement circuit.
		Updated Section 5.3.19: Communications interfaces.
		Updated Table 67: ADC characteristics.
		Added Table 70: Temperature sensor calibration values.
		Added Table 73: Internal reference voltage calibration values.
		Updated Section 5.3.25: FSMC characteristics.
		Updated Section 5.3.27: SD/SDIO MMC card host interface (SDIO)
		characteristics.
		Updated Table 23: Typical and maximum current consumptions in Stop mode.
		Updated Section : SPI interface characteristics included Table 55.
		Updated Section : I2S interface characteristics included Table 56.
		Updated Table 64: Dynamic characteristics: Ehternet MAC signals for SMI.
		Updated Table 66: Dynamic characteristics: Ethernet MAC signals for MII.

Table 98. Document revision history (continued)

Date	Revision	Changes
<b>Date</b> 04-Jun-2013	Revision  4 (continued)	Updated Table 64: Dynamic characteristics: Ehternet MAC signals for SMI.  Updated Table 66: Dynamic characteristics: Ethernet MAC signals for MII.  Updated Table 79: Synchronous multiplexed NOR/PSRAM read timings.  Updated Table 80: Synchronous multiplexed PSRAM write timings.  Updated Table 81: Synchronous non-multiplexed NOR/PSRAM read timings.  Updated Table 82: Synchronous non-multiplexed PSRAM write timings.  Updated Table 82: Synchronous non-multiplexed PSRAM write timings.  Updated Section 5.3.26: Camera interface (DCMI) timing specifications including Table 87: DCMI characteristics and addition of Figure 73: DCMI timing diagram.  Updated Section 5.3.27: SD/SDIO MMC card host interface (SDIO)
		characteristics including Table 88. Updated Chapter Figure 9.

#### Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

ST PRODUCTS ARE NOT AUTHORIZED FOR USE IN WEAPONS. NOR ARE ST PRODUCTS DESIGNED OR AUTHORIZED FOR USE IN: (A) SAFETY CRITICAL APPLICATIONS SUCH AS LIFE SUPPORTING, ACTIVE IMPLANTED DEVICES OR SYSTEMS WITH PRODUCT FUNCTIONAL SAFETY REQUIREMENTS; (B) AERONAUTIC APPLICATIONS; (C) AUTOMOTIVE APPLICATIONS OR ENVIRONMENTS, AND/OR (D) AEROSPACE APPLICATIONS OR ENVIRONMENTS. WHERE ST PRODUCTS ARE NOT DESIGNED FOR SUCH USE, THE PURCHASER SHALL USE PRODUCTS AT PURCHASER'S SOLE RISK, EVEN IF ST HAS BEEN INFORMED IN WRITING OF SUCH USAGE, UNLESS A PRODUCT IS EXPRESSLY DESIGNATED BY ST AS BEING INTENDED FOR "AUTOMOTIVE, AUTOMOTIVE SAFETY OR MEDICAL" INDUSTRY DOMAINS ACCORDING TO ST PRODUCT DESIGN SPECIFICATIONS. PRODUCTS FORMALLY ESCC, QML OR JAN QUALIFIED ARE DEEMED SUITABLE FOR USE IN AEROSPACE BY THE CORRESPONDING GOVERNMENTAL AGENCY.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2013 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

