

EE533 Lab2

1. Designing and Simulating Synchronous 8-bit adder


1-bit adder schematic:




8-bits adder schematic:



8-bits adder testbench:




8-bits adder simulation result:




DFF for synchronous

Schematic:




Testbench:






8bit fulladder with dff

Schematic:




Testbench:






32bit fulladder with dff

Schematic:



Testbench:







2. Extending Adder into 32-bit ALU


Mux for ALU's sel

Schemaitic:




Testbench:







5 input mux for sel


Schematic:







AND function






OR function







Subtractor

Schematic:




Testbench:





ALU


Schematic:




Add: sel=0

Current Simulation Time: 1000 ns		75 ns 100 ns 125 ns 150 ns 175 ns 200 ns 225 ns 250 ns 2
■ 🚮 sel[2:0]	3'h4	3h0
a @4x(31:0)	3	000000000000000000000000000000000000000
□ ⊘ 4y[31:0]	3	000000000000000
□ 등 4z[31:0]	3	000000000000000000000000000000000000000

Sub: sel=1



And: sel=2



Or: sel=3

Current Simulation								0 ns	ns	
Time: 1000 ns		700 ns	725 ns	750 ns	775 ns	800 ns	825 ns	850 ns		875 ns
■ 🚮 sel[2:0]	3'h4	3h2 X				31h3				
■ 64 x[31:0]	3				32%0001001000	1101000101011	001111000			
□ □ 4 y[31:0]	3				32%0001000100	010001000100	100010001			
3 6 4 z[31:0]	3	1000000			32100001001100	11010101010101	11011111001			

Shift right: sel=4

Current Simulation Time: 1500 ns										
■ 🚮 sel[2:0]	3'h4	3114								
a @4x[31:0]	3	32%000100100011010001011010111001111000								
□ ⊘ 4y[31:0]	3	32%0001000100010001000100010001								
□ 등 4 z[31:0]	3	32200001001000110110001111100								


Log file of the mapper:

```
mapped into FPGA logic resources. It can also be used to analyze
    preliminary, logic-level (pre-route) timing with one of the Xilinx static timing analysis tools (TRCE or Timing Analyzer).
Design Summary:
Number of errors:
Number of warnings:
                                     0
Logic Utilization:
  Number of 4 input LUTs:
                                                           219 out of 1,536 14%
Logic Distribution:
      Number of occupied Slices: 114 out of 768 144
Number of Slices containing only related logic: 114 out of 114 1004
Number of Slices containing unrelated logic: 0 out of 114 04
*See NOTES below for an explanation of the effects of unrelated logic
                                                                                                                             14%
                                                                                                                  114 100%
Total Number of 4 input LUTs:
Number of bonded IOBs:
                                                          219 out of 1,536 14%
99 out of 98 101% (OVERNAPPED)
Peak Memory Usage: 130 MB
Total REAL time to MAP completion: 1 secs
Total CPU time to MAP completion: 1 secs
    Related logic is defined as being logic that shares connectivity - e.g. two LUTS are "related" if they share common inputs. When assembling slices,
```

Total LUTs = 219

Number of occupied Slices: 114

Error: number of bonded IOBs 99 out of 98 101% (overmapped)




3. Verilog equivalent of 32-bit ALU Verilog

Verilog:


```
module ALUverilog(
    input [31:0] x,
    input [31:0] y,
    input [2:0] sel,
    output reg [31:0] z
);

always @(*) begin
    case (sel)
        3'd0: z= x+y;
        3'd1: z= x-y;
        3'd2: z= x6y;
        3'd3: z= x|y;
        3'd4: z= x>>1;
        default: z= 32'd0;
    endcase
end
endmodule
```


Add sel=0




Sub sel=1




And sel=2




Or sel=3



Shift right sel=4



Log file of the mapper:



Total LUTs = 97

Number of occupied Slices: 49

Brief comment on the number of gates as compared to the schematic version

1. Separate Paths for ADD and SUB

In a typical Verilog or RTL ALU, addition and subtraction can be implemented using one single 32-bit adder, combined with a 2's complement approach. This only requires one arithmetic circuit.

In a schematic-based design, I create a separate 32-bit adder for ADD and another 32-bit subtractor for SUB, the synthesis tool will see two distinct circuits and will not automatically merge them. Thus, more LUTs will be needed.

2. Multiple 5-to-1 MUX Instances (Multiplied by 32 Bits)

I use 32 instances of a 5-to-1 multiplexer to handle multiple ALU operations. Each 1-bit 5-to-1 MUX is constructed from multiple smaller logic gates or 2-input MUXes, so get a lot of replicated logic.

In contrast, when written in in Verilog, the synthesis tool can generate an efficient LUT-based multiplexer or share logic to reduce resource usage.