# **HW4 Report**

B07901069 電機三 劉奇聖

## **Snapshots**

## a. RTL(Pass)

## b. SYN(Pass)

#### c. no latch

```
Inferred memory devices in process
        in routine HW4 line 247 in file
                '/home/raid7 2/userb07/b07069/Desktop/HW4/HW4.v'.
                                                            AR | AS | SR | SS
 delayed_mem_rdata_I_reg | Flip-flop |
                                          25
Presto compilation completed successfully.
Current design is now '/home/raid7 2/userb07/b07069/Desktop/HW4/HW4.db:HW4'
Loaded 1 design.
Current design is 'HW4'.
_oading verilog file '/home/raid7 2/userb07/b07069/Desktop/HW4/HW3.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/raid7 2/userb07/b07069/Desktop/HW4/HW3.v
Warning: /home/raid7 2/userb07/b07069/Desktop/HW4/HW3.v:9: Empty port in module declara
Warning: /home/raid7<sup>-</sup>2/userb07/b07069/Desktop/HW4/HW3.v:1: Port number 7 of 'HW3' was n
Inferred memory devices in process
        in routine HW3 line 169 in file
                '/home/raid7 2/userb07/b07069/Desktop/HW4/HW3.v'.
      Register Name
                                      | Width | Bus | MB | AR | AS | SR | SS | ST
   instruction_type_reg | Flip-flop
                                                 Υ
                                                      Ν
                                                           Υ
                                                                           Ν
                           Flip-flop
                                         5
                                                 Υ
  instruction format reg |
                                                      Ν
                                                                Ν
                                                                     Ν
                                                                           Ν
                                                                                Ν
      mem_addr_I_reg
                         | Flip-flop
                                         30
                                                      Ν
                                                                Ν
                                                                               Ν
Presto compilation completed successfully.
Current design is now '/home/raid7_2/userb07/b07069/Desktop/HW4/HW3.db:HW3'
```

## d. Timing report

HW4 tsmc13 wl10	slow	
HW4 CSIIICI3_WCIO	Stow	
Point	Incr	Path
clock CLK (rise edge)	0.00	0.00
clock network delay (ideal)	0.50	0.50
decoder/mem_addr_I_reg_3_/CK (DFFRX		0.50 r
decoder/mem_addr_I_reg_3_/Q (DFFRX2		0.76 r
decoder/add_53/A[1] (HW3_DW01_inc_0		0.76 r
decoder/add_53/U1_1_1/C0 (ADDHX1)	0.17	0.93 r
decoder/add_53/U1_1_2/CO (ADDHX2) decoder/add 53/U1 1 3/CO (ADDHX2)	0.13	1.07 r
decoder/add_53/U1_1_5/C0 (ADDHX2) decoder/add 53/U1 1 4/C0 (ADDHX4)	0.14	1.20 r 1.31 r
decoder/add_53/01_1_4/CO (ADDHX4) decoder/add 53/U1 1 5/CO (ADDHX2)	0.10 0.13	1.44 r
decoder/add_53/01_1_5/C0 (ADDHX2) decoder/add 53/U1 1 6/C0 (ADDHX4)	0.10	1.44 r
decoder/add_53/01_1_0/C0 (ADDHX4)	0.13	1.67 r
decoder/add_53/01_1_//CO (ADDHX2)	0.10	1.07 r
decoder/add_53/01_1_0/CO (ADDHX4)	0.13	1.90 r
decoder/add_53/01_1_5/CO (ADDHX4)	0.10	2.01 r
decoder/add_53/U1 1 11/CO (ADDHX2)	0.13	2.13 r
decoder/add_53/U1 1 12/CO (ADDHX4)	0.10	2.24 r
decoder/add_53/U1 1 13/CO (ADDHX2)	0.10	2.34 r
decoder/add_53/U1 1 14/C0 (ADDHXL)	0.20	2.54 r
decoder/add_53/U1 1 15/C0 (ADDHXL)	0.21	2.75 r
decoder/add 53/U1 1 16/C0 (ADDHXL)	0.21	2.97 r
decoder/add 53/U1 1 17/C0 (ADDHXL)	0.21	3.18 r
decoder/add 53/U1 1 18/CO (ADDHXL)	0.21	3.40 r
decoder/add 53/U1 1 19/CO (ADDHXL)	0.21	3.61 r
decoder/add 53/U1 1 20/C0 (ADDHXL)	0.21	3.83 r
decoder/add 53/U1 1 21/C0 (ADDHXL)	0.21	4.04 r
decoder/add 53/U1 1 22/C0 (ADDHXL)	0.21	4.26 r
decoder/add 53/U1 1 23/C0 (ADDHXL)	0.23	4.49 r
decoder/add 53/U1 1 24/C0 (ADDHX1)	0.19	4.68 r
decoder/add 53/U1 1 25/C0 (CMPR22X2	0.14	4.82 r
decoder/add_53/U1_1_26/C0 (CMPR22X2	0.12	4.94 r
decoder/add_53/U1_1_27/C0 (ADDHX2)	0.12	5.06 r
decoder/add_53/U1_1_28/C0 (ADDHX2)	0.11	5.17 r
decoder/add_53/U1/Y (X0R2X2)	0.09	5.26 r
decoder/add_53/SUM[29] (HW3_DW01_in		5.26 r
decoder/mem_addr_I_reg_31_/D (DFFRX	2) 0.00	5.26 r
data arrival time		5.26
clock CLK (rise edge)	5.00	5.00
clock network delay (ideal)	0.50	5.50
clock uncertainty	-0.10	
decoder/mem_addr_I_reg_31_/CK (DFFR		
library setup time	-0.10	5.30
data required time		5.30
data mind and the		F 30
data required time		5.30
data arrival time		-5.26
slack (MET)		0.03
Stack (HET)		0.05

### e. Area report

\*\*\*\*\*\*\*\*\*\*\* Report : area Design : HW4 Version: N-2017.09-SP2 Date : Sat Dec 12 23:34:38 2020 \*\*\*\*\*\*\*\*\*\*\*\*\* Library(s) Used: typical (File: /home/raid7 2/course/cvsd/CBDK Number of ports: 246 Number of nets: 623 Number of cells: 404 Number of combinational cells: 318 Number of sequential cells: 84 Number of macros/black boxes: 0 Number of buf/inv: 116 Number of references: 49 Combinational area: 3584.908788 Buf/Inv area: 1227.220206 Noncombinational area: 2707.352913 Macro/Black Box area: 0.000000 Net Interconnect area: 48626.912201 Total cell area: 6292.261701

54919.173902

## f. Cycle time

1 cycle time: 5

Total area: