计算机体系结构Lab2实验报告

PB19051183 吴承泽

修改相应参数配置

相应配置文件./configs/common/Options.py 各种参数在文件中的位置如下所示:

• CPU: DerlvO3CPU(the OOO core)

```
def addCommonOptions(parser):
    addNoISAOptions(parser)
    parser.add argument("--list-cpu-types",
                        action=ListCpu, nargs=0,
                        help="List available CPU types")
    parser.add argument("--cpu-type", default="Deriv03CPU",
                        choices=ObjectList.cpu list.get names(),
                        help="type of cpu to run with")
    parser.add argument("--list-bp-types",
                        action=ListBp, nargs=0,
                        help="List available branch predictor types")
    parser.add argument("--list-indirect-bp-types",
                        action=ListIndirectBP, nargs=0,
                        help="List available indirect branch predictor types")
    parser.add_argument("--bp-type", default=None,
                        choices=ObjectList.bp list.get names(),
                        help=""
                        type of branch predictor to run with
```

• Compiler: gcc -O3 -ffast-math -ftree-vectorize

```
1 OPT ?= -03
 2
 3 CFLAGS = $(OPT) -ffast-math -ftree-vectorize
 5 EXEC=lfsr merge mm sieve spmv
 7 all: $(EXEC)
9 %: %.c *.h
10
          $(CC) -o $@ $< $(CFLAGS)
11
12 clean:
13
          @rm -f $(EXEC)
15 gen_arr:
           python rand_c_arr.py --len=8192 --range=1000000
16
17
           python rand spmv arrs.py
```

• Frequency: 1Ghz

```
parser.add argument("--lld-hwp-type", default=None,
226
                              choices=ObjectList.hwp list.get names(),
                              type of hardware prefetcher to use with the L1
                              data cache.
                              the selected cache)""")
          parser.add_argument("--l2-hwp-type", default=None,
                              choices=ObjectList.hwp list.get names(),
                              help="""
                              type of hardware prefetcher to use with the L2 cache.
236
                              (if not set, use the default prefetcher of
          parser.add_argument("--checker", action="store_true")
240
          parser.add_argument("--cpu-clock", action="store", type=str,
                              default='1GHz',
241
                              help="Clock for blocks running at CPU speed")
242
          parser.add argument("--smt", action="store true", default=False,
                              help="""
                            Only used if multiple programs are specified. If true,
246
                            then the number of threads per cpu is same as the
```

• Memory:DDR3 1600 8x8

```
parser.add argument("--list-mem-types",
                              action=ListMem, nargs=0,
                              help="List available memory types")
          parser.add_argument(("--mem-type", default="DDR3 1600 8x8",
120
                              choices=ObjectList.mem list.get names(),
                              help="type of memory to use")
          parser.add_argument("--mem-channels", type=int, default=1,
                              help="number of memory channels")
          parser.add_argument("--mem-ranks", type=int, default=None,
                              help="number of memory ranks per channel")
          parser.add argument(
              "--mem-size", action="store", type=str, default="512MB",
              help="Specify the physical memory size (single memory)")
          parser.add_argument("--enable-dram-powerdown", action="store_true",
                              help="Enable low-power states in DRAMInterface")
          parser.add argument("--mem-channels-intlv", type=int, default=0,
                              help="Memory channels interleave")
```

2-level cache hierarchy (64KB L1 icache, 64KB L1 dcache, 2MB L2)

```
parser.add_argument("--num-l2caches", type=int, default=1)
parser.add_argument("--num-l3caches", type=int, default=1)
parser.add_argument("--l1d_size", type=str, default="64kB")
parser.add_argument("--l1i_size", type=str, default="64kB")
parser.add_argument("--l2_size", type=str, default="2MB")
parser.add_argument("--l3_size", type=str, default="16MB")
parser.add_argument("--l1d_assoc", type=int, default=2)
parser.add_argument("--l1i_assoc", type=int, default=2)
```

• 添加参数设置IssueWidth

修改编译命令:

需测试的配置列表命令如下:

No.	CPU_type	Issue width	CPU_clock	L2 cache
1	O3CPU	8	1GHz	No
2	MinorCPU	8	1GHz	No
3	O3CPU	2	1GHz	No
4	O3CPU	8	4GHz	No
5	O3CPU	8	1GHz	256kB
6	O3CPU	8	1GHz	2MB
7	O3CPU	8	1GHz	16MB

命令参数如下:(以第一个参数集跑merge为例)

```
build/x86/gem5.opt configs/example/se.py --cmd=lab2-benchmark/cs251a-microbench-master/merge --cpu-type=DerivO3CPU --cpu-clock='1GHz' --IssueWidth=8 --caches
```

对五个Benchamark以7种不同的参数集运行,得到若干结果,回答下列问题:

1、应该使用什么指标来比较不同系统配置之间的性能?为什么?

应使用 simSeconds 或者是 simTicks 用于比较不同配置之间的性能。性能度量可通过响应时间来表示,响应时间越短,性能越好。 simSeconds 表征了通过该系统模拟运行的时长, simTicks 表征运行的时钟周期数,因此适合用于比较不同配置之间的性能。

2、是否有任何基准测试受益于删除 L2 缓存?请说明理由。

选择以下两组作为对比:

No.	CPU_type	Issue width	CPU_clock	L2Cache_Size
1	O3CPU	8	1GHz	0
5	O3CPU	8	1GHz	256KB

可以得到每个benchmark的 simSeconds 数据:

	mm	spmv	lfsr	merge	sieve
1	57218000	56887000	57129000	57129000	56779000
5	83642000	83729000	83643000	83643000	82989000

在此下,5个benchmark的基准测试都受益于删除L2缓存。

以Merge为例,对于dcache,即使是否有L2cache对dcache的命中率没有太大的影响,但有未删除L2cache的平均延迟比删除L2Cache的平均延迟要高接近一倍。

```
# number of demand (read+write) hits (Count)
# number of demand (read+write) hits (Count)
# number of overall hits (Count)
# number of overall hits (Count)
# number of demand (read+write) misses (Count)
# number of demand (read+write) misses (Count)
# number of overall misses (Count)
# number of overall misses (Count)
# number of overall misses (Count)
301 system.cpu.dcache.demandHits::cpu.data
302 system.cpu.dcache.demandHits::total
                                                                                                                                                                  8091
303 system.cpu.dcache.overallHits::cpu.data
304 system.cpu.dcache.overallHits::total
305 system.cpu.dcache.demandMisses::cpu.data
306 system.cpu.dcache.demandMisses::total
                                                                                                                                                                    808
307|system.cpu.dcache.overallMisses::cpu.data
308|system.cpu.dcache.overallMisses::total
309|system.cpu.dcache.demandMissLatency::cpu.data
                                                                                                                                                                        808
                                                                                                                                                                     73829000
                                                                                                                                                                                                                                                          # number of demand (read+write) miss ticks (Tick)
# number of demand (read+write) miss ticks (Tick)
# number of overall miss ticks (Tick)
309 system.cpu.dcache.demandMtssLatency::cpu.data
310 system.cpu.dcache.demandMtssLatency::total
311 system.cpu.dcache.overallMtssLatency::total
312 system.cpu.dcache.overallMtssLatency::total
313 system.cpu.dcache.demandAccesses::total
314 system.cpu.dcache.demandAccesses::total
                                                                                                                                                                                                                                                   # number of overall miss ticks (Tick)
# number of overall miss ticks (Tick)
# number of demand (read+write) accesses (Count)
# number of demand (read+write) accesses (Count)
# number of overall (read+write) accesses (Count)
# number of overall (read+write) accesses (Count)
# miss rate for demand accesses (Ratio)
315 system.cpu.dcache.overallAccesses::cpu.data
                                                                                                                                                                         8899
316 system.cpu.dcache.overallAccesses::total
317 system.cpu.dcache.demandMissRate::cpu.data
                                                                                                                                                                 8899
                                                                                                                                                           0.090797
                                                                                                                                                                                                                                                   # miss rate for demand accesses (Ratio)
# miss rate for demand accesses (Ratio)
# miss rate for overall accesses (Ratio)
# miss rate for overall accesses (Ratio)
# average overall miss latency ((Cycle/Count))
# average overall miss latency ((Cycle/Count))
# average overall miss latency ((Cycle/Count))
318 system.cpu.dcache.demandMissRate::total
                                                                                                                                                    0.090797
319 system.cpu.dcache.overallMissRate::cpu.data
320 system.cpu.dcache.overallMissRate::total
321 system.cpu.dcache.demandAvgMissLatency::cpu.data 91372.524752
322 system.cpu.dcache.demandAvgMissLatency::total 91372.524752
323 system.cpu.dcache.overallAvgMissLatency::cpu.data 91372.524752
324 system.cpu.dcache.overallAvgMissLatency::total 91372.524752
                                                                                                                                                                                                                                                                      # average overall miss latency ((Cycle/Count))
                                                                                                                                                                                                                                                 # number of demand (read+write) hits (Count)
# number of demand (read+write) hits (Count)
# number of overall hits (Count)
# number of overall hits (Count)
# number of overall hits (Count)
# number of demand (read+write) misses (Count)
# number of demand (read+write) misses (Count)
# number of overall misses (Count)
# number of overall misses (Count)
# number of demand (read+write) miss ticks (Tick)
# number of overall miss ticks (Tick)
# number of overall miss ticks (Tick)
# number of overall miss ticks (Tick)
# number of demand (read+write) accesses (Count)
# number of demand (read+write) accesses (Count)
# number of overall (read+write) accesses (Count)
# number of overall (read+write) accesses (Count)
# miss rate for demand accesses (Ratio)
# miss rate for demand accesses (Ratio)
# miss rate for overall accesses (Ratio)
# miss rate for overall accesses (Ratio)
# miss rate for overall accesses (Ratio)
301 system.cpu.dcache.demandHits::cpu.data
302 system.cpu.dcache.demandHits::total
303 system.cpu.dcache.overallHits::cpu.data
                                                                                                                                                                  8145
 304 system.cpu.dcache.overallHits::total
305 system.cpu.dcache.demandMisses::cpu.data
306 system.cpu.dcache.demandMisses::total
                                                                                                                                                                  8145
                                                                                                                                                                    795
795
 307 system.cpu.dcache.overallMisses::cpu.data
 308 system.cpu.dcache.overallMisses::total
309 system.cpu.dcache.demandMissLatency::cpu.data
                                                                                                                                                                       43865000
310 system.cpu.dcache.demandMissLatency::total
311 system.cpu.dcache.overallWissLatency::cpu.data
312 system.cpu.dcache.overallWissLatency::total
313 system.cpu.dcache.demandAccesses::cpu.data
                                                                                                                                                           43865000
                                                                                                                                                              43865000
 314 system.cpu.dcache.demandAccesses::total
315 system.cpu.dcache.overallAccesses::cpu.data
                                                                                                                                                                 8940
                                                                                                                                                                 8940
 316 system.cpu.dcache.overallAccesses::total
 317 system.cpu.dcache.demandMissRate::cpu.data
318 system.cpu.dcache.demandMissRate::total
                                                                                                                                                           0.088926
 319 system.cpu.dcache.overallMissRate::cpu.data
                                                                                                                                                             0.088926
320 system.cpu.dcache.overallMissRate::total 0.088926
321 system.cpu.dcache.demandAvgMissLatency::cpu.data 55176.100629
322 system.cpu.dcache.demandAvgMissLatency::total 55176.100629
323 system.cpu.dcache.overallAvgMissLatency::cpu.data 55176.100629
324 system.cpu.dcache.overallAvgMissLatency::total 55176.100629
                                                                                                                                                                                                                                                  # miss rate for overall accesses (Ratio)

# miss rate for overall accesses (Ratio)

# average overall miss latency ((Cycle/Count))

# average overall miss latency ((Cycle/Count))

# average overall miss latency ((Cycle/Count))

# average overall miss latency ((Cycle/Count))
```

除此之外,由于使用L2Cache会使其运行时间增加L2Cache的访存时间,且可以观察到未删除 L2Cache组,其命中率较低降低了性能,因此会带来额外的访存时间。

```
# number of demand (read+write) hits (Count)
# number of demand (read+write) hits (Count)
# number of demand (read+write) hits (Count)
# number of overall hits (Count)
# number of overall hits (Count)
# number of overall hits (Count)
# number of demand (read+write) misses (Count)
# number of demand (read+write) misses (Count)
# number of demand (read+write) misses (Count)
# number of overall misses (Count)
 666 system.l2.demandHits::cpu.inst
667 system.l2.demandHits::cpu.data
668 system.l2.demandHits::total
669 system.l2.overallHits::cpu.inst
670 system.l2.overallHits::cpu.data
671 system.l2.overallHits::total
672 system.12.demandMisses::cpu.inst
673 system.l2.demandMisses::cpu.data
674 system.l2.demandMisses::total
                                                                                                                                                       1160
                                                                                                                                                                                                                                  # number of demand (read+write) misses (Count)
# number of overall misses (Count)
# number of overall misses (Count)
# number of overall misses (Count)
# number of demand (read+write) miss ticks (Tick)
# number of demand (read+write) miss ticks (Tick)
# number of demand (read+write) miss ticks (Tick)
# number of overall miss ticks (Tick)
# number of demand (read+write) accesses (Count)
675 system.l2.overallMisses::cpu.inst
676 system.l2.overallMisses::cpu.data
                                                                                                                                                          714
                                                                                                                                                          446
677 system.l2.overallMisses::total
678 system.l2.demandMissLatency::cpu.inst
                                                                                                                                             1160
69307000
679 system.l2.demandMissLatency::cpu.data
680 system.l2.demandMissLatency::total
681 system.l2.overallMissLatency::cpu.inst
                                                                                                                                            43269000
                                                                                                                                         112576000
                                                                                                                                           69307000
682 system.12.overallMissLatency::cpu.data
683 system.12.overallMissLatency::total
684 system.12.demandAccesses::cpu.inst
685 system.12.demandAccesses::cpu.data
                                                                                                                                                                                                                                 # number of overall miss ticks (Tick)
# number of overall miss ticks (Tick)
# number of demand (read+write) accesses (Count)
# number of demand (read+write) accesses (Count)
# number of demand (read+write) accesses (Count)
# number of overall (read+write) accesses (Count)
# number of overall (read+write) accesses (Count)
# number of overall (read+write) accesses (Count)
# miss rate for demand accesses (Ratio)
# miss rate for demand accesses (Ratio)
# miss rate for overall accesses (Ratio)
# average overall miss latency ((Cycle/Count))
686 system.l2.demandAccesses::total
687 system.l2.overallAccesses::cpu.inst
                                                                                                                                                      1175
                                                                                                                                                         725
450
688 system.l2.overallAccesses::cpu.data
 689 system.l2.overallAccesses::total
690 system.l2.demandMissRate::cpu.inst
                                                                                                                                           0.984828
691 system.l2.demandMissRate::cpu.data
692 system.l2.demandMissRate::total
                                                                                                                                           0.991111
693 system.l2.overallMissRate::cpu.inst
694 system.l2.overallMissRate::cpu.data
                                                                                                                                           0.984828
                                                                                                                                           0.991111
695 system.l2.overallMissRate::total 0.987234
696 system.l2.demandAvgMissLatency::cpu.inst 97068.627451
697 system.l2.demandAvgMissLatency::cpu.data 97015.695067
 698 system.l2.demandAvgMissLatency::total
699 system.l2.overallAvgMissLatency::cpu.inst 97068.627451
 700 system.l2.overallAvgMissLatency::cpu.data 97015.695067
701 system.l2.overallAvgMissLatency::total
                                                                                                                               97048.275862
                                                                                                                                                                                                                                    # average overall miss latency ((Cycle/Count))
```

且有Memory访存的延迟差别很小,因此是否具有L2Cache对Memory访存延迟影响较小。

3、在讨论程序的运行行为时,我们会遇到a) memory regularity,b) control regularity,和 c) memory locality,请谈一谈你对他们的理解。

a) memory regularity

即内存访问的规律性,在程序运行的一段时间中,内存的访问往往具有一定的规律性,如对数组等连续的存储空间会线性的遍历访存,而不是随机的进行访问。

```
#如下代码,对内存以固定步长寻址访问
int A[n][n];
for(int i = 0;i < n; i++)
{
    A[i][0] = 1;
}
```

b) control regularity

即分支控制的规律性,即对于同一个分支指令来说,大部分的判断下会跳转到同一个位置,而不是随机的进入正确或错误的分支。

```
#如下代码,分支仅有一次错误而跳出,而其余情况均为正确
int A[n][n];
for(int i = 0;i < n; i++)
{
    A[i][0] = 1;
}
```

b) memory locality

即内存访问的局部性,在程序运行中会倾向于访问曾经访问过的内存地址附近的内存。

```
#如下代码,每次访问数组元素时,所访问的内存于上次所访问的内存所相邻的位置
int A[n][n];
for(int i = 0;i < n; i++)
{
    A[0][i] = 1;
}
```

- 4、对于这三个程序属性——a) memory regularity, b) control regularity, 和 c) memory locality——从 stats.txt 中举出一个统计指标(或统计指标的组合),通过该指标你可以区分一个workload是否具有上述的某一个属性。(例如,对于control regularity,它与分支指令的数量成反比。但你一定可以想到一个更好的)。
- a) memory regularity

统计指标:

- system.cpu.dcache.overall_hits::total
- system.cpu.dcache.overall_misses::total

Memory Regularity与Dcache的命中率成正比,且Dcache的命中率可由上述数据计算出来。

b) control regularity

统计指标:

- system.cpu.branchPred.condPredicted
- system.cpu.branchPred.condIncorrect

Control Regularity与预测分支的命中率成正比,且预测分支的命中率可以由上述数据计算出来。

c) Memory Locality

统计指标:

- system.cpu.dcache.overall_hits::total
- system.cpu.dcache.overall_misses::total

Memory Regularity与Dcache的命中率成正比,且Dcache的命中率可由上述数据计算出来。

- 5、对于每一个实验中用到的benchmark,描述它的a) memory regularity, b) control regularity, c) locality; 解释该benchmark对哪个微架构参数最敏感(换句话说,你认为"瓶颈"是什么),并使用推理或统计数据来证明其合理性。
- a) mm

由于mm对数组的访存占了访问中的绝大部分,且在循环中访存基本为等步长的访问,如最内层循环 m2 [k_row + j + jj] 寻址步长为 sizeof(float),其Memory Regularity 较强;其分支全部为for循环分支,其分支的规律性极强(即基本上是满足分支条件跳转,仅有一次不满足分支条件跳转),因此其 control regularity 较强;在mm.c中,对所有内存的访问均限制在 float m1[N];float m2[N];float prod[N];与其余定义的int型变量,因此其locality 较强。

我认为瓶颈为*Cacheline_size*,*Cacheline_size*的表征Cache中单行所缓存的数据量,而由于mm.c中数组的存取占存取数据的绝大部分,对内存的访问局部性很强,提高*CacheLine_Size*可以有效的提高Cache中的命中率,从而降低*MissLatency*。

以in_03CPU_1GHz_nocaches_IssueWidth=8_cacheline_size=64运行得到:

```
# number of demand (read+write) hits (Count)
# number of demand (read+write) hits (Count)
# number of overall hits (Count)
# number of overall hits (Count)
# number of demand (read+write) misses (Count)
# number of demand (read+write) misses (Count)
# number of overall misses (Count)
# number of overall misses (Count)
# number of overall misses (Count)
301 system.cpu.dcache.demandHits::cpu.data
                                                                                                               8145
302 system.cpu.dcache.demandHits::total
303 system.cpu.dcache.overallHits::cpu.data
304 system.cpu.dcache.overallHits::total
305 system.cpu.dcache.demandMisses::cpu.data
306 system.cpu.dcache.demandMisses::total
                                                                                                                 788
307 system.cpu.dcache.overallMisses::cpu.data
308 system.cpu.dcache.overallMisses::total
                                                                                                                 788
43907000
309 system.cpu.dcache.demandMissLatency::cpu.data 310 system.cpu.dcache.demandMissLatency::total 311 system.cpu.dcache.overallMissLatency::cpu.data
                                                                                                                                                                            # number of demand (read+write) miss ticks (Tick)
# number of demand (read+write) miss ticks (Tick)
# number of overall miss ticks (Tick)
                                                                                                                   43907000
                                                                                                                                                                              # number of overall miss ticks (Tick)
312 system.cpu.dcache.overallMissLatency::total
                                                                                                             43907000
```

以in_O3CPU_1GHz_nocaches_IssueWidth=8_cacheline_size=128运行得到:

```
2 · · · · · Begin Simulation Statistics · · · · · 3 simSeconds
                                                                                                            # Number of ticks simulated (Tick)
# Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
# The number of ticks from seginning of simulation (restored from checkpoints and never reset) (Tick)
4 simTicks
5 finalTick
6 simFreq
                                                           1000
          命中率如下:
301 system.cpu.dcache.demandHits::cpu.data
                                                                                                                                                    # number of demand (read+write) hits (Count)
                                                                                                  8510
                                                                                                                                                    # number of demand (read+write) hits (Count)
# number of overall hits (Count)
# number of overall hits (Count)
302 system.cpu.dcache.demandHits::total
303 system.cpu.dcache.overallHits::cpu.data
                                                                                                  8510
304 system.cpu.dcache.overallHits::total
                                                                                                  8510
305 system.cpu.dcache.demandMisses::cpu.data
306 system.cpu.dcache.demandMisses::total
                                                                                                                                                    # number of demand (read+write) misses (Count)
# number of demand (read+write) misses (Count)
# number of overall misses (Count)
307 system.cpu.dcache.overallMisses::cpu.data
                                                                                                      546
                                                                                                                                                    # number of overall misses (Count)
# number of overall misses (Count)
# number of demand (read+write) miss ticks (Tick)
# number of demand (read+write) miss ticks (Tick)
# number of overall miss ticks (Tick)
# number of overall miss ticks (Tick)
308 System.cpu.dcache.overallMisses::total
309 system.cpu.dcache.demandMissLatency::cpu.data
                                                                                                    546
                                                                                                    33356000
310 system.cpu.dcache.demandMissLatency::total
                                                                                              33356000
311 system.cpu.dcache.overallMissLatency::cpu.data
                                                                                                      33356000
                                                                                                33356000
312 system.cpu.dcache.overallMissLatency::total
```

以in_03CPU_1GHz_nocaches_IssueWidth=8_cacheline_size=256运行得到:

```
# Number of seconds simulated (Second)
# Number of ticks simulated (Tick)
# Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
# The number of ticks per simulated second ((Tick/Second))
                                                        10000
          命中率如下:
                                                                                                                                     # number of demand (read+write) hits (Count)
# number of demand (read+write) hits (Count)
# number of overall hits (Count)
# number of overall hits (Count)
301 system.cpu.dcache.demandHits::cpu.data
302 system.cpu.dcache.demandHits::total
                                                                                         8798
                                                                                         8798
303 system.cpu.dcache.overallHits::cpu.data
                                                                                         8798
304 system.cpu.dcache.overallHits::total
305 system.cpu.dcache.demandMisses::cpu.data
                                                                                                                                      # number of demand (read+write) misses (Count)
# number of demand (read+write) misses (Count)
# number of overall misses (Count)
                                                                                          393
306 system.cpu.dcache.demandMisses::total
307 system.cpu.dcache.overallMisses::cpu.data
                                                                                          393
                                                                                            393
                                                                                                                                      # number of overall misses (Count)
308 system.cpu.dcache.overallMisses::total
                                                                                           393
309 system.cpu.dcache.demandMissLatency::cpu.data
310 system.cpu.dcache.demandMissLatency::total
                                                                                                                                         # number of odemand (read+write) miss ticks (Tick)
# number of demand (read+write) miss ticks (Tick)
# number of overall miss ticks (Tick)
                                                                                           30139000
                                                                                     30139000
311 system.cpu.dcache.overallMissLatencv::cpu.data
                                                                                            30139000
312 system.cpu.dcache.overallMissLatency::total
                                                                                       30139000
```

除此之外,我认为该瓶颈还包括*Dcache_size*,在默认情况下*Dcache_size=64KB*而在该程序中数组 float m1[N];float m2[N];float prod[N];每个都占*64KB*内存,访问这三个数组会产生大量的Cache冲突,因此在理论上增大*Dcache_size*,可以有效增加冲突的产生次数,降低总的 MissLatency。b) *spmv*

spmv程序中使用了四个巨大的 Float 型数组,程序中对 val 、cols 、与 rowbelim 三个数组寻址的规律性较强,均是等步长寻址,其Memory Regularity 较强;而对数组 vec 的访问地址是基于 cols 的值,随机性较强,其Memory Regularity 较弱;而在spmv程序中使用的分支主要是for循环中的分支,其分支的规律性极强(即基本上是满足分支条件跳转,仅有一次不满足分支条件跳转),因此其control regularity 较强;而该程序中的数据主要来自 spmvArr.h ,均使用数组存储,因此其locality 较强。

我认为瓶颈是Cacheline_size,与mm.c类似,都含有大量的连续存取的数据,Cacheline_size的表征Cache中单行所缓存的数据量,而由于spmv.c中数组的存取占存取数据的绝大部分,对内存的访问局部性很强,提高CacheLine_Size可以有效的提高Cache中的命中率,从而降低MissLatency。

以in_03CPU_1GHz_nocaches_IssueWidth=8_cacheline_size=64运行得到:

3 simSeconds	0.000057	# Number of seconds simulated (Second)
4 simTicks	56887000	# Number of ticks simulated (Tick)
5 finalTick	56887000	# Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
6 simFreq	100000000000	# The number of ticks per simulated second ((Tick/Second))

命中率如下:

```
301 system.cou.dcache.demandHits::cou.data
                                                                                                  8130
                                                                                                                                                    # number of demand (read+write) hits (Count)
                                                                                                                                                    # number of demand (read+write) hits (Count)
# number of demand (read+write) hits (Count)
# number of overall hits (Count)
# number of overall hits (Count)
# number of demand (read+write) misses (Count)
# number of demand (read+write) misses (Count)
 302 system.cpu.dcache.demandHits::total
303 system.cpu.dcache.overallHits::cpu.data
                                                                                                  8130
304 system.cpu.dcache.overallHits::total
305 system.cpu.dcache.demandMisses::cpu.data
306 system.cpu.dcache.demandMisses::total
307 system.cpu.dcache.overallMisses::cpu.data
308 system.cpu.dcache.overallMisses::total
                                                                                                                                                    # number of overall misses (Count)
# number of overall misses (Count)
309 system.cpu.dcache.demandWissLatency::cpu.data
310 system.cpu.dcache.demandWissLatency::total
311 system.cpu.dcache.overallWissLatency::cpu.data
                                                                                                                                                        # number of demand (read+write) miss ticks (Tick)
# number of demand (read+write) miss ticks (Tick)
# number of overall miss ticks (Tick)
                                                                                               46541000
312 system.cpu.dcache.overallMissLatency::total
                                                                                                46541000
                                                                                                                                                          # number of overall miss ticks (Tick)
```

以in_O3CPU_1GHz_nocaches_IssueWidth=8_cacheline_size=128运行得到:

```
4 simTicks
5 finalTick
6 simFreq
                                                                                                                  Number of ticks simulated (Tick)
Number of ticks simulated (Tick)
Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
# The number of ticks per simulated second ((Tick/Second))
          命中率如下:
                                                                                                                                                # number of demand (read+write) hits (Count)
# number of demand (read+write) hits (Count)
# number of overall hits (Count)
# number of overall hits (Count)
301 system.cpu.dcache.demandHits::cpu.data
                                                                                                8496
302 system.cpu.dcache.demandHits::total
303 system.cpu.dcache.overallHits::cpu.data
                                                                                                8496
304 System.cpu.dcache.overallHits::total
305 system.cpu.dcache.demandMisses::cpu.data
306 system.cpu.dcache.demandMisses::total
                                                                                                 8496
                                                                                                                                                 # number of demand (read+write) misses (Count)
# number of demand (read+write) misses (Count)
# number of overall misses (Count)
                                                                                                  551
307 system.cpu.dcache.overallMisses::cpu.data
                                                                                                    551
308|system.cpu.dcache.overallMisses::total
309|system.cpu.dcache.demandMissLatency|::cpu.data
                                                                                                                                                 # number of overall misses (Count)
# number of demand (read+write) miss ticks (Tick)
# number of demand (read+write) miss ticks (Tick)
                                                                                                  551
310 system.cpu.dcache.demandMissLatency::total
                                                                                            36110000
311 system.cpu.dcache.overallMissLatency::cpu.data
                                                                                                    36110000
                                                                                                                                                            # number of overall miss ticks (Tick)
312 system.cpu.dcache.overallMissLatency::total
                                                                                                                                                      # number of overall miss ticks (Tick)
```

以in_03CPU_1GHz_nocaches_IssueWidth=8_cacheline_size=256运行得到:

3 simSeconds 4 simTicks 5 finalTick 6 simFreq	0.000044 43666000 43666000 10000000000	#	Number of seconds stmulated (second) Number of ticks simulated (Tick) Number of ticks simulated (Tick) Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick) * The number of ticks per simulated second ((Tick/Second))
			The fallet of teas pir sandeed seems ((teas)seems)
命中率如下	:		
301 system.cpu.dcache	.demandHits::cpu.data	8738	<pre># number of demand (read+write) hits (Count)</pre>
302 system.cpu.dcache	demandHits::total	8738	<pre># number of demand (read+write) hits (Count)</pre>
303 system.cpu.dcache	overallHits::cpu.data	8738	<pre># number of overall hits (Count)</pre>
304 system.cpu.dcache	overallHits::total	8738	<pre># number of overall hits (Count)</pre>
305 system.cpu.dcache	.demandMisses::cpu.data	386	<pre># number of demand (read+write) misses (Count)</pre>
306 system.cpu.dcache	demandMisses::total	386	<pre># number of demand (read+write) misses (Count)</pre>
307 system.cpu.dcache	overallMisses::cpu.data	386	<pre># number of overall misses (Count)</pre>
308 system.cpu.dcache	overallMisses::total	386	<pre># number of overall misses (Count)</pre>
309 system.cpu.dcache	.demandMissLatency::cpu.data	29433000	<pre># number of demand (read+write) miss ticks (Tick)</pre>
310 system.cpu.dcache	.demandMissLatency::total	29433000	<pre># number of demand (read+write) miss ticks (Tick)</pre>
311 system.cpu.dcache	overallMissLatency::cpu.data	29433000	<pre># number of overall miss ticks (Tick)</pre>
312 system.cpu.dcache	overallMissLatency::total	29433000	<pre># number of overall miss ticks (Tick)</pre>
nen () ()	T 14	~	

除此之外,我认为瓶颈还包括*L2_Cache*的大小与访问延迟,因为*spmv*中使用的数组较大,增大 L2_Cache的大小可以对连续数组可以有效的增加其访问的命中率,降低失效开销。

c) Ifsr

Ifsr程序使用的一个结构体数组 arr ,而对结构体数组 arr 的访问是近乎与随机的,因此其Memory Regularity 较弱;在整个程序中,分支指令主要是在 lfsr_loop 函数中的 do...while() 语句,其中判断条件 count 的变化是规律增长的,因此其control regularity 较强;而该程序中的数据主要来自 silly_struct arr[ASIZE];,使用数组存储但因为整型数 lfsr 的访问较为随机,因此其locality 较弱。

我认为瓶颈是*L1_Dcache*的大小和*L2_Cache*的大小和访问延迟,*L1_Dcache*的增大可以降低冲突的产生次数;整个silly_struct_arr[ASIZE]占用*2048KB*的内存,普通的L1_Dcache基本上很难达到这个大小,出现冲突时,会直接进入*L2_Cache*进行查找,因此*L2_Cache*越大对内存访存的几率越小,*L2_Cache*访问延迟越低性能越好。

d) merge

merge程序中使用了一个较大的数组 randArr, 在该程序中对 randArr 中的访问基本为等步长访问, 因此Memory regularity **较强**;分支语句主要在函数 merge 中,其中 while 循环的control regularity **很好**,语句 if (numbers[left] <= numbers[mid])的分支结果依赖于 numbers 数组,因此随机性较强control regularity **较弱**;该程序的数据主要存储在 randArr.h 内的随机数数组与临时变量 temp 数组中,主要访问的是数组中的元素,因此Memory Locality **较强**。

我认为瓶颈是*D_Cache*的延迟与分支预测的正确率。*merge*程序中的两个数组使用的总内存为 *64KB*,因此*D_Cache*的大小足以容纳这两数组,因此降低访问*D_Cache*的延迟可以有效的提高性能;除 此之外,函数*merge*中含有大量的判断语句,且*merge*递归调用自己,其调用频率较高,因此提高分支预 测的正确率可有效提高正确率。

e) sieve

sieve程序中在堆中开辟了一个大小为1000000* sizeof(char) 大小的数组,地址空间连续且通过循环for (int i=p*2; i<=n; i += p) 以p等步长的访问 notprime 地址空间,因此 Memory regularity 较强;程序中的for循环其分支的规律性极强(即基本上是满足分支条件跳转,仅有一次不满足分支条件跳转),因此其control regularity 较强;在mm.c中,对所有内存的访问均限制在 float m1[N]; float m2[N]; float prod[N]; 与其余定义的int型变量,因此其locality 较强。

我认为*D_Cache*大小和*L2_Cache*的大小应是该程序的瓶颈,因为在*sieve*中创建的 notprime 数组在 for循环中大量地被访问到,而增大D_Cache和L2_Cache可以有效增大程序在这两个Cache的命中率,可以减少失效率,降低失效总延迟。

6、选择一个benchmark,提出一种你认为对该benchmark非常有效的应用程序增强、ISA 增强和微体系结构增强。

以sieve.c为例:

应用程序增强:

通过改写程序:

```
for(int p = 2; p < n; p += 2) {
    total+=!notprime[p] + !notprime[p+1];
}
//减少一半的Branch指令条数,降低运行时间
```

ISA增强:

通过更改并行体系结构,如MIMD等,可以有效增强该benchmark

```
for(int p = 2; p < n; p++) {
    total+=!notprime[p];
}
//不存在数据相关,可以并行化处理
```

微体系结构增强:

使用L2_Cache(或增大L2_Cache的大小),可以有效增加命中率,可以减少失效率,降低失效总延迟。