

ITI CMOS Analog IC Design 2024  
Lab 06  
Differential Amplifier

## Part 1: Differential Amplifier Design

1. We want to design a resistive loaded differential amplifier with the specifications below.

Parameter	
Supply ( $V_{DD}$ )	1.8 V
Bias Current ( $I_{SS}$ )	40 $\mu A$
Differential gain	8
CM output level	$V_{DD}/3$
Load capacitance	1 pf

2. Since the required output level is closer to the ground rail, we will use a PMOS input stage
3. **Choose  $R_D$**  to meet the CM output level spec. As we want CM output level = .6 V so  $I_{SS}/2 * R_D = .6$  so  $R_D = 30 \text{ k}\Omega$
4. The differential amplifier gain is given by  $|A_v| \approx gm(R_D || r_o)$
5. We will choose  $L$  to set  $r_o \gg R_D \rightarrow r_o = 10 * R_D$

$$|A_v| \approx 0.91 \times gm * R_D = 0.91 \times \frac{2I_D}{V_*} \times R_D = \frac{1.82VR_D}{V_*}$$

6. **Choose  $V_*$**  to meet the differential gain spec.

$$V_* = \frac{1.82VR_D}{|A_v|} \text{ as } VR_D = .6V \text{ and } |A_v| = 8 \text{ so } V_* = 1.82 * \frac{.6}{8} = 136.5mV$$

7. Assume we will set  $V_{DS}$  of the tail current source to 300mV to allow more output swing. Report the input pair sizing
  - So, we need  $L=350 \text{ nm}$  and  $W=30.33 \text{ }\mu m$  to meet the above specs for input pair
8. Given the above assumption for  $V_{DS}$  of the tail current source, **calculate** the required CM input level
  - As we set  $V_{DS}$  of the tail current source = 300mV and  $V_{gs}$  is 940 mV so the CM input level =  $1800 - 300 - 940 = 560 \text{ mV}$
9. The tail current source has the following specifications:



ID	20u	?
Vstar	136.5m	?
ro	300k	?
VDS	0.9	?
VSb	0.3	?


Results:

	Name	TT-27.0
1	ID	20u
2	IG	N/A
3	L	350n
4	W	30.33u
5	VGS	940.4m

Parameter	
Input current	$20\mu A$
Percent mismatch: $\sigma(I_{out})/I_{out}$	$\leq 2\%$
Compliance voltage	$\leq 200mV$
Area	Minimize

10. Use SA to plot the sizing at a constant  $\sigma(I_{out})/I_{out}$ .







11. As seen in the plot above, for a given mismatch requirement, the minimum area is achieved at the max  $V^*$
12. The plot also shows that at a given  $V^*$  (compliance voltage), going for lower mismatch necessitates longer  $L$
13. Given the compliance voltage spec
  - As we choose  $V^*=200\text{ mV}$  so we need  $L=518\text{ nm}$  &  $W=18.05\text{ }\mu\text{m}$
14. **Calculate** the min and max CM input levels. Is the previously selected CM input level in the valid range?
  - the minimum =  $-V_{th} + V_{RD}$
  - $V_{th} \approx 870\text{ mV}$  so minimum =  $-870 + 600 = -270\text{ mV}$
  - The max CM input level =  $1800 - 200 - 940 = 660\text{ mV}$
  - So,  $560\text{ mV}$  as an input is in the valid range

## Part 2: Differential Amplifier Simulation


1. Create the schematic of a differential amplifier “lab 06 diff amp”.



2. Create a symbol for the diff pair



### 3. Create a new cell for the testbench



## 1. OP (Operating Point) Analysis

```
BSIM4v5: Berkeley Short Channel IGFET Model-4
device      m.x1.xm2.m0      m.x1.xm1.m0      m.x1.xm3.m0
model       pmos_3p3.13     pmos_3p3.13     pmos_3p3.12
id          2e-05          3.99621e-05      2.01658e-05
vgs         0.943347       0.943347         0.940154
vds         0.943346       0.299842         0.895181
vth         0.792643       0.788519         0.871942
vdsat       0.166242       0.1693           0.120203
gm          0.000205196     0.000400795     0.000292557
gds         1.01221e-06     6.26859e-06     3.2354e-06
gmbs        9.18684e-05     0.000179579     9.52331e-05


BSIM4v5: Berkeley Short Channel IGFET Model-4
device      m.x1.xm4.m0
model       pmos_3p3.12
id          1.97963e-05
vgs         0.940154
vds         0.906264
vth         0.873229
vdsat       0.119342
gm          0.000288765
gds         3.17534e-06
gmbs        9.39851e-05
```

- As  $V_{ds} > 1.2 \cdot V_{dsat}$  for all transistor so all transistors are in saturation region


## 2. Diff small signal ccs:

- Use AC magnitude = 1 for the diff source (and AC magnitude = 0 for the CM source)
- Run AC analysis (1Hz:10GHz, logarithmic, 10 points/decade).

- Report the Bode plot of small signal diff gain.
- Magnitude



- phase



- Bandwidth and gain from simulation

```
gain      = 7.856643e+00 at= 1.000000e+00
bw        = 5.686016e+06
```


- hand analysis for gain: as  $g_{m4} \approx g_{m3} \approx 290 \mu\text{S}$  and  $g_{ds4} \approx g_{ds3} \approx 3.2 \mu\text{S}$  so gain  $= g_m \cdot (R_D \parallel 1/g_{ds}) = 7.94$

- for bandwidth:  $\omega = \frac{1}{2\pi * (RD || r_o) CL} = 5.81 \text{ MHz}$

	Analytical	Simulation
<b>Gain</b>	<b>7.94</b>	<b>7.86</b>
<b>Bandwidth(MHz)</b>	<b>5.81</b>	<b>5.69</b>

### 3. CM small signal ccs:

- Use AC magnitude = 1 for the CM source (and AC magnitude = 0 for the diff source).
- Run AC analysis (1Hz:10GHz, logarithmic, 10 points/decade).
- Report the Bode plot of small signal CM gain.



- Compare the DC CM gain with hand analysis in a table.
- As  $gm_4 \approx gm_3 \approx 290 \mu S$  and  $gm_{bs4} \approx gm_{bs3} \approx 95 \mu S$  CM gain


$$A_{vcm} = \frac{gm * RD}{(1 + (gm + gmb) * 2R_{ss})} = .070$$

	Analytical	Simulation
<b><math>A_{vcm}</math></b>	<b>.07</b>	<b>.64</b>

- The gain is less than 1 as the differential amplifier attenuate the CM signal and complete cancel it when we subtract  $V_{out+} - V_{out-}$
- As there are pole around 5.6MHz the magnitude decreases after it but there are zero from the tail current source as it has a resistance and there is a bypass capacitance in this node, and this make the magnitude flat and decrease again as there are other poles in the circuit in the same node



- Plot  $A_{vd}/A_{vcm}$  in dB. Compare  $A_{vd}/A_{vcm}$  @ DC with hand analysis in a table.



```
No. of Data Rows : 91
cmgain           = 6.298184e-02 at= 1.000000e+00
diffgain         = 7.702708e+00 at= 1.000000e+00
cmrr_val = 1.223005e+02
```


- $CMRR = (g_m + g_{ms}) * 2R_{ss} = (290 + 90) * 10^{-6} * \frac{2}{6.269 * 10^{-6}} = 121.23$

	Analytical	Simulation
CMRR	121.23	122.3

- As the  $A_{vd}$  and  $A_{vcm}$  decrease with the same ratio after the pole around 5.6MHz the CMRR don't decrease at this pole but at the zero in the tail current source and attach  $R_{ss}$  to the ground and make  $A_{vcm}$  don't decrease as  $A_{vd}$  anymore it's decrease with low rate than  $A_{vd}$  so CMRR decrease as  $A_{vd}$  don't increase at this zero as differential amplifier acts as a virtual ground at this node and don't see  $R_{ss}$  and the capacitance in this node

#### 4. Diff large signal ccs:

- Use dc sweep (not parametric sweep) for  $V_{id} = -V_{DD}:10m:V_{DD}$



```
No. of Data Rows : 37
vdiffflow      = -1.182298e+00 at= -1.800000e+00
vdiffzer0      = -1.651474e-02
vdiffhigh      = 1.182144e+00 at= 1.700000e+00
BSIM4v5: Berkeley Short Channel IGFET Model-4
  device      m.x1.xm2.m0      m.x1.xm1.m0      m.x1.xm3.m0
  model       pmos_3p3.13      pmos_3p3.13      pmos_3p3.12
  id          2e-05            3.94097e-05      1.11617e-20


BSIM4v5: Berkeley Short Channel IGFET Model-4
  device      m.x1.xm4.m0
  model       pmos_3p3.12
  id          3.941e-05
```

- As we see the current at  $V_{id}=V_{DD} = 39.41 \mu A$  so  $V_{diff}@V_{id}=V_{DD} = 39.41 \mu A * 30k\Omega - 0 = 1.18V$  and at  $V_{id}=-V_{DD}$  the current will be the same but in the other branch so  $V_{diff}@V_{id}=-V_{DD} = 0 - 39.41 \mu A * 30k\Omega = -1.18V$  at  $V_{id}=0$  the same current will through in each branch so the  $V_{diff} = 0$

	Analytical	Simulation
<b><math>V_{diff}@V_{id}=-V_{DD}</math></b>	-1.18	-1.182
<b><math>V_{diff}@V_{id}=0</math></b>	0	-0.0165
<b><math>V_{diff}@V_{id}=V_{DD}</math></b>	1.18	1.1182

## 5. CM large signal ccs (GBW vs Vicm):

- We will use parametric sweep on AC analysis to get GBW.
- Report CM large signal ccs (GBW vs VICM)



```
vicmmax = 7.100000e-01
vicmmin = -4.000000e-01
```

- the minimum =  $-V_{th} + V_{RD}$
- $V_{th} \approx 870 \text{ mV}$  so minimum =  $-870 + 600 = -270 \text{ mV}$
- The max CM input level =  $V_{DD} - V_{dsat1} - V_{gs3,4} = 1800 - 169 - 940 = 691 \text{ mV}$

	Analytical	Simulation
<b>VICM max (mV)</b>	691	710
<b>VICM min (mV)</b>	-270	-400