


ITI CMOS Analog IC Design 2024  
Lab 05  
Simple vs Wide Swing (Low Compliance) Cascode  
Current Mirror



## Part 1: Exploring Sizing Tradeoffs Using SA


1. We want to design a simple current mirror with the following specs

Parameter	
Current direction (source/sink)	Sink
Input Current	10 $\mu\text{A}$
Output Current	20 $\mu\text{A}$
% Change in Current for $\Delta V_{out} = 1\text{V}$	< 10%
Percent mismatch: $\sigma(I_{out})/I_{out}$	$\leq 2\%$
Compliance voltage	$\leq 150\text{ mV}$
Area	minimize



2. Sinking current means NMOS
3. The % Change in current translates to a spec on the  $\lambda = 1/VA$  of the device.  
So we need  $\lambda < .1$
4. The current mirror design trade-offs









5. To get minimize area we will choose Percent mismatch=2 so we choose  $L=902.5 \text{ nm}$ ,  $w=8.965 \text{ }\mu\text{m}$  and  $\lambda=42.58 \text{ m}$
6. If we can do in another spice tools, I think it will be very difficult as spice tools we can change property like length, width,  $V_{ds}$ ,  $V_{gs}$  or  $I_d$  not property like  $gm/ID$  or Percent mismatch
7. The above results mean that the highest  $V^*$  is desirable from the perspective of mismatch, area, and  $\lambda$ . Thus,  $V^*$  will be limited by the required compliance voltage. So we choose  $V^*=150 \text{ mV}$
8. **Report** the above plot with a cursor added at the required  $V^*$





- So  $L=902.5$  nm,  $W=8.965$   $\mu\text{m}$ ,  $\text{Area}=8.09$   $\text{pm}^2$ ,  $\lambda=42.58\text{mS/A}$

9. As we choose  $\lambda=42.58\text{mS/A}$

The resultant point ' $\text{sqrt}(1.5)*3.5*1\text{E}-3/\text{sqrt}(W*L*1\text{E}12)*\text{gm}/\text{ID}*100 = 1.992$ '  
 The resultant point ' $\text{sqrt}(1.5)*3.5*1\text{E}-3/\text{sqrt}(W*L*1\text{E}12)*\text{gm}/\text{ID}*100 = 1.992$ '  
 The resultant point ' $\text{sqrt}(1.5)*3.5*1\text{E}-3/\text{sqrt}(W*L*1\text{E}12)*\text{gm}/\text{ID}*100 = 1.992$ '

- We confirm that the Percent mismatch is less than 2% and we meet the spics

10. From the figure we see that  $w=8.96$   $\mu\text{m}$  and  $L=900$  nm and Percent mismatch = 1.992

ID

10u

?

Vstar

150m

?

1/va

42.58m

?

VDS

0.9

?

VSB

0

?

Results:

	Name	TT-27.0
1	ID	10u
2	IG	N/A
3	L	900n
4	W	8.96u
5	VGS	769.2m

Y-Expr:

$\text{sqrt}(W*L*1\text{E}12)*\text{gm}/\text{ID}*100$

?

Plot


Append

?

## Part 2: Current Mirror Simulation


### 1. OP (Operating Point) Analysis

#### 1. Schematic



- As  $V^*=150\text{ mV}$  so  $V_{ds6}=200\text{mV}$  So  $R_b=200\text{mV}/20\mu\text{A}=20\text{k}\Omega$

#### 2. Perform DC sweep (not parametric sweep) for $R_B$



- So to achieve  $50\text{mV}$  saturation margin requirement. Then we need

- $R_b = 26.8K\Omega$ .

```
no. of data rows : 51
rb                = 2.681449e+04
```

- The value we need is bigger than analytical because  $V_{gs2} = V_{gs3} + V_{Rb}$  we choose that  $V_{Rb}$  in analytical to achieve 200mV on  $V_{ds3}$  the problem is  $V_{gs3}$  is not enough to turn on M2 as M2 need more than it as it has suffered from body effect, so we increase  $R_b$  to solve this effect.
3. Simulate the OP point

```
BSIM4v5: Berkeley Short Channel IGFET Model-4
device      m.xm5.m0      m.xm5.m0      m.xm4.m0
model       nmos_3p3.13   nmos_3p3.13   nmos_3p3.13
id          1.94437e-05   1.94437e-05   1.91744e-05
gm          0.000259988    0.000263281    0.000260859
gds         3.98422e-06    8.62765e-07    8.0591e-07
vgs         0.769619      0.836685      0.765156
vth         0.69274      0.76226      0.692522
vds         0.200932      0.699063      0.899997
gmbs        9.88352e-05    9.05935e-05    9.9208e-05


BSIM4v5: Berkeley Short Channel IGFET Model-4
device      m.xm3.m0      m.xm2.m0      m.xm1.m0
model       nmos_3p3.9   nmos_3p3.9   nmos_3p3.9
id          1e-05        1e-05        1e-05
gm          0.000132229    0.000133988    0.000134103
gds         2.22032e-06    4.83172e-07    4.37836e-07
vgs         0.769619      0.839963      0.765156
vth         0.690306      0.762724      0.688744
vds         0.197654      0.571961      0.765154
gmbs        5.02639e-05    4.61656e-05    5.09874e-05

-----
M1 gm/id=13.4102 vstar=0.14914
M2 gm/id=13.3988 vstar=0.149268
M3 gm/id=13.2229 vstar=0.151252
M4 gm/id=13.6046 vstar=0.147009
M5 gm/id=13.5407 vstar=0.147703
M6 gm/id=13.3713 vstar=0.149574
```

- For all transistor  $V^* \approx 150$  mV are less than  $V_{ds}$  for all transistor so the region of them are the saturation region.
4. As we see  $V_{ds} > V^*$  for all transistor so all of them are work in saturation

## 2. DC Sweep (Iout vs VOUT)


1. Perform DC sweep (not parametric sweep) using  $V_{OUT} = 0:10m:V_{DD}$ .  
Report  $I_{out}$  vs  $V_{OUT}$  for the two CMs overlaid in the same plot.




- we see that wide swing CM don't affect by  $V_{ds}$  as simple CM but it reach the value after the simple.
- For the simple current mirror compliance voltage around 140mV for wide swing current mirror around 250 mV
- So we notice wide swing current mirror has a higher compliance voltage



- For simple CM(CM = Current Mirror)



- For wide swing current mirror




- For a simple current mirror, it has one value equal  $=20 \mu\text{A}$  because it has low  $R_{out}$  so the current changes a little with  $V_{ds}$
2. From ngspice terminal we calculate  $I_d$  @ .5V and  $I_d$  @1.5V and

$$\lambda = \frac{\Delta I_D}{\Delta V_{ds}} = 41.5 \text{ mS/A and it meet the spics we choose}$$

```
i1.5v = -1.955710e-05
i1.5v = -2.038806e-05
lambda = 4.154800e-02
```


### 3. Percent of error in $I_{out}$ vs $V_{OUT}$ for the two CMs

$$\frac{(\text{abs}(i(vout2)) - 20e-6) * 100}{(20e-6)}$$



- The red line for simple CM and the green for wide swing CM
- We see that the simple CM has variable percent of error and increase as  $v_{ds}$  of the transistor increase. For wide swing CM has approximately constant percent of error as  $v_{ds}$  exceed compliance voltage for each of CMs
- This effect because of the transistor has  $R_{out}$  and has a finite value and not infinite for ideal transistor wide swing has less variation with  $V_{ds}$  because has high  $R_{out}$  than Simple CM

### 4. $R_{out}$ vs $V_{OUT}$ for the two CMs ( $V_{OUT} \approx V_{DD}$ )



- Rout for two CMs at  $V_{out}=V_{DD}/2$

```
Rout at Vds=.9V
for Simple CM: Rout=1.21079E+06
for wide swing CM: Rout=1.10147E+08
```

- The rout for wide swing are around 100 times bigger than simple CM
- The value of Rout Change with  $V_{out}$  as  $V_A$  change with the change of  $V_{ds}$  on the transistor

### 5. Analytical solution

- Rout for simple CM:  $R_{out}=1/g_{ds4}=1.24\text{ M}\Omega$
- Rout for Wide swing CM:  $R_{out}=R_{o6}(1+(g_{m6}+g_{mb6})*R_{o5})=104.6\text{ M}\Omega$


	analytical	simulation
Simple CM (M $\Omega$ )	1.24	1.21
Wide swing CM (M $\Omega$ )	104.6	110.1

## 3. Mismatch

1. Perform DC sweep for VMIS1 and VMIS2 from 0 to  $\sqrt{1.5}\times 3.5\text{m}/\sqrt{W*L*1e12}$  set VMIS3 = 0. This models the standard deviation of the mismatch in  $V_{TH}$  for the current mirror devices. Find the percent change in  $I_{out}$ .


- For simple CM

```
if = -1.977247e-05
is = -1.937566e-05
mis = -1.98405e-02
```



- For Wide swing CM

```
if = -2.066931e-05
is = -2.027109e-05
mis = -1.99110e-02
```




2. Analytically calculate the percent change in  $I_{out}$

- For simple CM:  $gm_3 = \frac{\Delta I_{out}}{\Delta v_{in}}$  so  $\frac{\Delta I_{out}}{I_{out}} = \frac{-3.91 \cdot 10^{-7}}{20 \cdot 10^{-6}} = -.01955$
- For wide swing CM:  $\frac{gm_6 \cdot v_{in}}{I_{out}} = \frac{\Delta I_{out}}{I_{out}} = \frac{-2.9 \cdot 10^{-7}}{20 \cdot 10^{-6}} = -.0195$

	Analytical	Simulation
Simple CM	-.01955	-.0198
Wide swing CM	-.0195	-.0199

- We can see that mismatch is less than 2% and this meet the specs in each circuit.
- For simple and wide swing CM they change similarly with the same change of  $V_{th}$  as they approximately have the same  $G_m = -gm$  and same  $gm$

- Set VMIS1 = VMIS2 = 0 and perform DC sweep for VMIS3 from 0 to  $\sqrt{1.5} \cdot 3.5\text{m} / \sqrt{W \cdot L \cdot 1\text{e}12}$ . This models the standard deviation of the mismatch in  $V_{TH}$  for the cascode devices. Find the percent change in  $I_{out}$



```
if = -2.069863e-05
is = -2.069347e-05
mis = -2.58000e-04
```

- Analytically calculate the percent change in  $I_{out}$  and compare it to the

simulation result.  $G_m = \frac{-g_{m5}}{1 + (g_{m5} + g_{mb5})R_{o6}} = -2.93 \mu\text{S}$ , so  $\frac{\Delta I_{out}}{I_{out}} = \frac{-4.397 \cdot 10^{-9}}{20 \cdot 10^{-6}} = -2.2 \cdot 10^{-4}$

	Analytical	Simulation
Wide swing CM ( $10^{-6}$ )	-220	-258

- The pronounced change is in the VMIS1 & VMIS2 at the mirror device, because the mirror device is changing in the  $v_{gs}$  directly so it affects the  $I_{out}$  by large amount but in case of VMIS3 the change in current is very small because it changes the  $V_{gs}$  of the degenerated Common Source has  $R_{o6}$  as  $R_s$  so it has low  $G_m$  and less effect on the current but  $G_m$  for M6 and M4 is larger as it is common source and don't have a degenerated resistance at source
- The better design decisions is setting the same  $W$  and  $L$  for simple CM and wide swing CM to make sure that the devices is matched and having the expected current from the ratio.