

# ***Report***

Lab1(gdb&Makefile)

Lab2(Startup.s&Startup.c)

Lab1(gdb&Makefile) :

- First we will open gdb circuit in qemu tool for board that we debug on called versatilepb using this command :

```
20100@MRK MINGW64 /e/Emmbeded_diploma/Learn_In_Depth/Assignments/Embedded_C/Assignment3/Lab1 (main)
$ /c/qemu/qemu-system-arm.exe -M versatilepb -m 128M -nographic -kernel learn-in-depth.elf
Mostafa_Rashed
```

- As we know to connect to gdb server on board you must have IP address and port number
- In our case we use qemu tool to virtually debug our code so the IP address will be our localhost address and port number is :1234

```
(gdb) target remote localhost:1234
Remote debugging using localhost:1234
reset () at startup.s:4
4          ldr sp, =stack_top
(gdb)
```

- There is command show us 3 assembly instructions starting with line we stand , the arrow points to reset symbol in startup.s file :

```
(gdb) display/3i $pc
l: x/3i $pc
=> 0x10000 <reset>:    ldr    sp, [pc, #4]    ; 0x1000c <stop+4>
    0x10004 <reset+4>:  bl     0x10010 <main>
    0x10008 <stop>:    b      0x10008 <stop>
(gdb) |
```

If we want to make breaking point at main

The main function at address 0x10010 :

```
(gdb) b main
Breakpoint 1 at 0x10018: file APP.c, line 8.
(gdb) b *0x10010
Breakpoint 2 at 0x10010: file APP.c, line 7.
(gdb) |
```

We found out that real address of main symbol is at 0x10018

Notice : the address of 0x10010 is related with context instructions it is about creating stack and store PC in LR

- If we want to step one instruction in assembly we can use “si” command but if we debug in C level we can use “s” command that step one C line that may contains many assembly instructions :

```
(gdb) si
reset () at startup.s:5
5      bl main
l: x/3i $pc
=> 0x10004 <reset+4>:  bl     0x10010 <main>
    0x10008 <stop>:    b      0x10008 <stop>
    0x1000c <stop+4>:  andeq   r1, r1, r8, lsl #4
(gdb)
```

-if we want to print a specific variable we can use

“ print var\_name “ .

-If we want to watch a specific variable that debugger will stand if their value has been changed , we can use command “watch var\_name” :

```
(gdb) watch string_buffer
Hardware watchpoint 3: string_buffer
(gdb) print string_buffer
$1 = "Learn-in-depth:shady_mamdouh", '\000' <repeats 71 times>
(gdb) |
```

-If we want to know where are we , we can use this command “where”

-if we want to know information about breaking points and their number we use command “info breakpoints”

-if we want to delete some breakpoint we can use

“delete b\_name” :

```
(gdb) where
#0  reset () at startup.s:5
(gdb) info breakpoints
Num      Type             Disp Enb Address            What
1         breakpoint        keep y   0x00010018 in main at APP.c:8
2         breakpoint        keep y   0x00010010 in main at APP.c:7
3         hw watchpoint    keep y               string_buffer
(gdb) delete main
(gdb)
```

- If we want to tell gdb to continue till closest breaking point We can use command “c”

- We will step in C until uart.c and we will find that the string will be printed character by character on the qemu terminal :

```

1: x/3i $pc
=> 0x1004c <uart_send_string+36>:    ldr     r3, [r11, #-8]
    0x10050 <uart_send_string+40>:    add     r3, r3, #1
    0x10054 <uart_send_string+44>:    str     r3, [r11, #-8]
(gdb) s
5          while (*P_tx_string != '\0')
1: x/3i $pc
=> 0x10058 <uart_send_string+48>:    ldr     r3, [r11, #-8]
    0x1005c <uart_send_string+52>:    ldrb    r3, [r3]
    0x10060 <uart_send_string+56>:    cmp     r3, #0
(gdb) s
7          UART0DR = (unsigned int)(*P_tx_string);
1: x/3i $pc
=> 0x1003c <uart_send_string+20>:    ldr     r3, [pc, #48] ; 0x10074 <uart_send_string+76>
    0x10040 <uart_send_string+24>:    ldr     r2, [r11, #-8]
    0x10044 <uart_send_string+28>:    ldrb    r2, [r2]
(gdb) s
8          P_tx_string++;
1: x/3i $pc
=> 0x1004c <uart_send_string+36>:    ldr     r3, [r11, #-8]
    0x10050 <uart_send_string+40>:    add     r3, r3, #1
    0x10054 <uart_send_string+44>:    str     r3, [r11, #-8]
(gdb)

```

## Makefile of lab 1 :

```
1  #@copyright : Mostafa Rashed
2
3  CC=arm-none-eabi-
4  CFLAG=-g -mcpu=arm926ej-s
5  INCS=-I .
6  LIBS=
7  SRC = $(wildcard *.c)
8  OBJ = $(SRC:.c=.o)
9  AS = $(wildcard *.s)
10 ASOBJ= $(AS:.s=.o)
11 Project_name=learn-in-depth
12
13
14 all:$(Project_name).bin
15     @echo "=====Build is Done=====
16
17
18 startup.o: startup.s
19     $(CC)as.exe $(CFLAG) $< -o $@
20
21 %.o: %.c
22     $(CC)gcc.exe $(CFLAG) -c $(INCS) $< -o $@
23
24
25 $(Project_name).elf: $(OBJ) $(ASOBJ)
26     $(CC)ld.exe -T linker_script.ld $(LIBS) startup.o $(OBJ) -o $@
27
28
29 $(Project_name).bin: $(Project_name).elf
30     $(CC)objcopy.exe -O binary $< $@
31
32 clean_all:
33     rm *.o *.bin *.elf
34
35 clean:
36     rm *.bin *.elf
```

## Lab2(Startup.s&Startup.c)

### Startup.s

Board name : STM32f103c8t6

Notice: Entry point of this cortex-m3 based is 0x08000000

It must contain SP value of address that points to in sram

## main.c :

```
3  typedef volatile unsigned int  vuint32_t;
4  #include <stdint.h>
5
6  // register address
7
8  #define RCC_BASE      0x40021000
9  #define GPIOA_BASE    0x40010800
10 #define RCC_APB2ENR    *(volatile uint32_t *) (RCC_BASE+0x18)
11 #define GPIOA_CRH      *(volatile uint32_t *) (GPIOA_BASE+0x04)
12 #define GPIOA_ODR      *(volatile uint32_t *) (GPIOA_BASE+0x0c)
13
14 // Bit fields
15 #define RCC_IOPAEN      (1<<2)
16 #define GPIOA13         (1UL<<13)
17
18 typedef union {
19     vuint32_t      all_fields;
20     struct {
21         vuint32_t  reserved:13;
22         vuint32_t  P_13:1;
23     } Pin;
24
25 } R_ODR_t;
26
27
28 volatile R_ODR_t* R_ODR = (volatile R_ODR_t*)(GPIOA_BASE + 0x0c) ;
29
30 int main(void)
31 {
32     volatile int y;
33     volatile int i;
34     RCC_APB2ENR |=RCC_IOPAEN;
35     GPIOA_CRH   &= 0xFF0FFFFF;
36     GPIOA_CRH   |= 0x00200000;
37     while (1)
38     {
39
40         for (i=0;i<50000;i++);    // time delay
41         R_ODR->Pin.P_13 = 1;
42
43         for (y=0;y<50000;y++);    // time delay
44         R_ODR->Pin.P_13 = 0;
45     }
46     return 0;
47
48 }
49
50
```

Startup.s :

We gave command to assembler to make section called vectors

And we defined first word as a value of SP is 0x20001000

Within range of sram

According to specs the interrupt vector table must start after SP assigning , so we make vector\_handler to handle any interrupt

```
1  /* startup_cortex_M3.s
2  Eng. Mostafa */
3
4  .section    .vector
5
6  .word 0x20001000    // Stack Top
7  .word _reset        // 1 Reset
8  .word vector_handler //2 NMI
9  .word vector_handler //3 Hard fault
10 .word vector_handler //4 MM fault
11 .word vector_handler //5 Bus fault
12 .word vector_handler //6 Usage fault
13 .word vector_handler //7 Reserved
14 .word vector_handler //8 Reserved
15 .word vector_handler //9 Reserved
16 .word vector_handler //10 Reserved
17 .word vector_handler //11 SR call
18
19
20 .section    .text
21 _reset:
22     bl main
23
24 vector_handler:
25     b _reset
26
```

Linker script :

According to specs flash memory starts with 0x08000000

And sram starts with 0x20000000

-we make vector section at the start of sections to be located at the start of flash memory

```
1  /* linker_scrip
2  Eng. Mostafa
3  */
4
5
6  MEMORY
7  {
8  flash(RX) : ORIGIN = 0x08000000, LENGTH = 128K
9  sram(RWX) : ORIGIN = 0x20000000, LENGTH = 20K
10 }
11
12 SECTIONS
13 {
14     .text : {
15         *(.vector*)
16         *(.text*)
17         *(.redata)
18     }> flash
19
20     .data : {
21         *(.data*)
22     }> flash
23
24     .bss : {
25         *(.bss*)
26     }>sram
27 }
28
```



Make file : somethings will be edited compared with lab1 such as project name and board name :

```
1  #@copyright : Mostafa
2
3  CC=arm-none-eabi-
4  CFLAG= -mcpu=cortex-m3 -gdwarf-2
5  INCS=-I .
6  LIBS=
7  SRC = $(wildcard *.c)
8  OBJ = $(SRC:.c=.o)
9  AS = $(wildcard *.s)
10 ASOBJ= $(AS:.s=.o)
11 Project_name=learn-in-depth_cortex_m3
12
13
14 all:$(Project_name).bin
15     @echo "=====Build is Done=====
16
17
18 startup.o: startup.s
19     $(CC)as.exe $(CFLAG) $< -o $@
20
21 %.o: %.c
22     $(CC)gcc.exe -c $(CFLAG) $(INCS) $< -o $@
23
24
25 $(Project_name).elf: $(OBJ) $(ASOBJ)
26     $(CC)ld.exe -T linker_script.ld $(LIBS) startup.o $(OBJ) -o $@ -Map=Map_file.map
27
28
29 $(Project_name).bin: $(Project_name).elf
30     $(CC)objcopy.exe -O binary $< $@
31
32 clean_all:
33     rm *.o *.bin *.elf
34
35 clean:
36     rm *.bin *.elf
37
```

## Lab2,part2

### Startup.c

- As we mentioned before the reason that stop you from coding Startup.c is initializing stack because c codes use stack , so some boards have a feature allow you to initialize stack with just write the address that you want SP to point in the entry point of processor
- Board name : STM32f103c8t6 arm-cortex-m3 based .
- Flash starts with 0x08000000
- Sram starts with 0x20000000
- We want to make . text section starts with start of flash  
And contains . vectors section as a first section then other .text sections from all files
- .vectors section will contain SP and interrupt vector table  
So the first symbol in .vectors will be relative to the start of flash memory as we target .
- We want to copy .data section from flash to sram and initialize .bss section in sram.
- In linker script we will define some variables to make memory boundary at start and end of each section to help us to calculate the size of sections and to copy .data and create .bss in sram

## Linker script :

```
1  /* linker_scrip
2  Eng. Mostafa
3  */
4
5
6  MEMORY
7  {
8      flash(RX) : ORIGIN = 0x00000000, LENGTH = 512M
9      sram(RWX) : ORIGIN = 0x20000000, LENGTH = 512M
10 }
11
12 SECTIONS
13 {
14     .text : {
15         *(.vector*)
16         *(.text*)
17         *(.redata)
18         _E_text = .;
19     }> flash
20
21     .data : {
22         _S_DATA = . ;
23         *(.data*)
24         _E_DATA = . ;
25
26     }> sram AT> flash
27
28     .bss : {
29         _S_bss = . ;
30         *(.bss*)
31         _E_bss = . ;
32     }>sram
33 }
34
```

- We made padding by 0x1000 memory locations in sram between .bss and stack top that will be used to create function stacks to avoid any crash .

## Starup.c :

- We use attribute to pass commands to compiler to create section called .vectors and we make array of addresses that we want to be in this section


This addresses represent SP and all interrupts vector table

- We use attribute of weak and alias vector handler to make all vectors point to default symbol and allow user to override with his own handler

```
1  #include <stdint.h>
2  extern int main(void);
3  void Reset_Handler();
4
5  void Default_Handler(void)
6  {
7      Reset_Handler();
8  }
9
10
11 void NMI_Handler ()__attribute__ ((weak,alias("Default_Handler")));
12 void H_fault_Handler ()__attribute__ ((weak,alias("Default_Handler")));
13
14 static unsigned long Stack_top[256];
15
16
17 void (* const g_p_fn_vector[]) ()= {
18     (void(*)()) ((unsigned long)Stack_top + sizeof(Stack_top)),
19     &Reset_Handler,
20     &NMI_Handler,
21     &H_fault_Handler
22 };
23
24 extern unsigned int _E_text;
25 extern unsigned int _S_DATA;
26 extern unsigned int _E_DATA;
27 extern unsigned int _S_bss;
28 extern unsigned int _E_bss;
29
30 void Reset_Handler()
31 {
32     unsigned int DATA_size = (unsigned char*)&_E_DATA - (unsigned char*)&_S_DATA;
33     unsigned char* P_scr = (unsigned char*)&_E_text;
34     unsigned char* P_dst = (unsigned char*)&_S_DATA;
35
36     for (int i=0;i<DATA_size;i++)
37     {
38         *((unsigned char*)P_dst++) = *((unsigned char*)P_scr++);
39     }
40
41     unsigned int bss_size = (unsigned char*)&_E_bss - (unsigned char*)&_S_bss;
42     P_dst= (unsigned char*)&_S_bss;
43
44     for (int i=0; i<bss_size;i++)
45     {
46         *((unsigned char*)P_dst++) = (unsigned char)0;
47     }
48
49     main();
50 }
51
```

## Main.c :

- In main we defined H\_fault\_handler() to prove concept of overriding the default symbol and change the symbol address
- We defined uninitialized global variable to represent .bss section



```
27     uint32_t pin20:1;
28     uint32_t pin21:1;
29     uint32_t pin22:1;
30     uint32_t pin23:1;
31     uint32_t pin24:1;
32     uint32_t pin25:1;
33     uint32_t pin26:1;
34     uint32_t pin27:1;
35     uint32_t pin28:1;
36     uint32_t pin29:1;
37     uint32_t pin30:1;
38     uint32_t pin31:1;
39
40 };
41
42 } reg_pin;
43 volatile reg_pin *APB2ENR=(volatile reg_pin*)(RCC_BASE+0x18);
44 volatile reg_pin *CRH=(volatile reg_pin*)(GPIO_BASE+0x04);
45 volatile reg_pin *PORTA=(volatile reg_pin*)(GPIO_BASE+0x0C);
46 unsigned char g_variables[3] = {1,2,3};
47 unsigned char const const_variables[3]={1,2,3};
48 unsigned char bss_var[3] ;
49 extern void H_fault_Handler()
50 {
51 }
52
53 int main(void)
54 {
55     volatile int i ;
56     APB2ENR->pin2=1;
57     CRH->all_pins=0;
58     CRH->pin21=1;
59     while(1)
60     {
61         for(i=0;i<50000;i++){
62             PORTA->pin13=1;
63             for(i=0;i<50000;i++){
64                 PORTA->pin13=0;
65             }
66         }
67     }
```

C source file    length: 1,634    lines: 65    Ln: 1    Col: 1    Sel: 0 | 0    Windows (CR LF)    UTF-8    INS

- lets make sure that everything is correct  
.text section has LMA equal VMA starts with 0x08000000  
As we want  
Because it hasn't been copied from flash to ram

- .data section has LMA within flash range and it will be copied to sram so it has VMA within start of sram as we want
- .bss section has VMA within sram range .

```
20100@MRK MINGW64 /e/Emmbeded_diploma/Learn_In_Depth/Assignments/Embedded_C/Assignment3/Lab2_startup.c (main)
$ arm-none-eabi-objdump.exe -h learn-in-depth_cortex_m3.elf

learn-in-depth_cortex_m3.elf:      file format elf32-littlearm

Sections:
Idx Name          Size      VMA           LMA           File off  Algn
  0 .text          000000b4  08000000  08000000  00010000  2**2
    CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data           00000004  080000b4  080000b4  000100b4  2**2
    CONTENTS, ALLOC, LOAD, DATA
  2 .ARM.attributes 0000002f  00000000  00000000  000100b8  2**0
    CONTENTS, READONLY
  3 .comment         0000007e  00000000  00000000  000100e7  2**0
    CONTENTS, READONLY
  4 .debug_line      00000165  00000000  00000000  00010165  2**0
    CONTENTS, READONLY, DEBUGGING
  5 .debug_info      00000162  00000000  00000000  000102ca  2**0
    CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev     000000de  00000000  00000000  0001042c  2**0
    CONTENTS, READONLY, DEBUGGING
  7 .debug_aranges    00000040  00000000  00000000  00010510  2**3
    CONTENTS, READONLY, DEBUGGING
  8 .debug_str        0000014b  00000000  00000000  00010550  2**0
    CONTENTS, READONLY, DEBUGGING
  9 .debug_loc        00000038  00000000  00000000  0001069b  2**0
    CONTENTS, READONLY, DEBUGGING
 10 .debug_frame      0000002c  00000000  00000000  000106d4  2**2
    CONTENTS, READONLY, DEBUGGING
```

Lets see map file to get more details :

- H\_fault\_handler has address of 0x0800001c  
That is different from the default address of other handlers  
0x08000124 to prove concept of overriding
- .vectors section at the start of flash

```
1
2 Memory Configuration
3
4 Name          Origin          Length          Attributes
5 flash         0x08000000      0x00020000      xr
6 sram          0x20000000      0x00005000      xrw
7 *default*     0x00000000      0xffffffff
8
9 Linker script and memory map
10
11
12 .text         0x08000000      0x133
13 *(.vectors*)
14 .vectors      0x08000000      0x1c startup.o
15              0x08000000      vectors
16 *(.text*)
17 .text         0x0800001c      0x84 main.o
18              0x0800001c      H_fault_Handler
19              0x08000028      main
20 .text         0x080000a0      0x90 startup.o
21              0x080000a0      Reset_Handler
22              0x08000124      MM_Fault_Handler
23              0x08000124      Bus_Fault
24              0x08000124      Usage_Fault_Handler
25              0x08000124      Default_handler
26              0x08000124      NMI_Handler
```

- .data section has load address of 0x08000133 in flash and 0x20000000 at the start of sram as we want
  - .bss section starts with 0x20000010 and end at 0x20000013
- And there is memory aligning occurred with 1 byte

```

45 .iplt      0x08000134      0x0 main.o
46
47 .rel.dyn   0x08000134      0x0
48 .rel.iplt  0x08000134      0x0 main.o
49
50 .data      0x20000000      0x10 load address 0x08000133
51           0x20000000      _S_data = .
52
53 *(.data)
54 .data      0x20000000      0xf main.o
55           0x20000000      APB2ENR
56           0x20000004      CRH
57           0x20000008      PORTA
58           0x2000000c      g_variables
59 .data      0x2000000f      0x0 startup.o
60           0x20000010      . = ALIGN (0x4)
61 *fill*     0x2000000f      0x1
62           0x20000010      _E_data = .
63
64 .igot.plt  0x20000010      0x0 load address 0x08000143
65 .igot.plt  0x20000010      0x0 main.o
66
67 .bss       0x20000010      0x1004 load address 0x08000143
68           0x20000010      _S_bss = .
69
70 *(.bss*)
71 .bss       0x20000010      0x3 main.o
72           0x20000010      bss_var
73 .bss       0x20000013      0x0 startup.o
74           0x20000014      . = ALIGN (0x4)
75 *fill*     0x20000013      0x1
76           0x20000014      _E_bss = .
77           0x20000014      . = (. + 0x1000)
78 *fill*     0x20000014      0x1000
79           0x20000014      _stack_top = .
80
81 LOAD main.o
82 LOAD startup.o
83 OUTPUT(learn-in-depth_cortex_m3.elf elf32-littlearm)
84 LOAD linker stubs
85
86 .debug_info 0x00000000      0x55f main.o
87 .debug_info 0x00000000      0x3e4 main.o

```

Normal text file      length: 4,609   lines: 126      Ln: 50   Col: 62   Sel: 61 | 1      Windows (CR LF)   UTF-8   INS