


Subject:

- For every INT  $\Rightarrow$  ISR
- There is a fixed location in memory that holds the address of the ISR.
- The table of memory locations set aside to hold the addresses of ISRs is called the **Interrupt Vector Table**.

INTL



- You don't write ISR at 0x4  
in order not to overwrite 0x8  
who has the add of the another  
assembly inst to another ISR

0x4: branch add of IR

How to put function in specific  
add?  $\Rightarrow$  Embed C, linker script

add?  $\Rightarrow$  Embedde C, linker script

- ↳ Vectored Arbitration System
- ↳ Non-Vectored priority System

SGS Egypt Limited LIC


Date:

Subject:

## Non-Vectored priority System:


- When INT occurs: pc jumps to specific add.
- At this add you check sequentially what caused the INT.
- Very Slow
- You can set the priority
- MCU with less than 5 INTs.

```
ISR()
{
  if (TIMER)
  {
    // ...
  }
  else if (ADC)
  {
    // ...
  }
  // ...
}
```



## Vectored Arbitration System:

INT Vector Table



IRQ Number	Vector add	IRQ SRC
------------	------------	---------

An INT Number is used as an index into the INT to locate the corresponding ISR.

Efficient CPU use, has priority, Can be masked

## - Polling vs INT

If INT happens rapidly  $\Rightarrow$  polling  $\Rightarrow$  Adv. of polling  
 $\hookrightarrow$  Takes CPU time even with no request  $\Rightarrow$  Disadv. of polling  
"Ties down the CPU"

**Interrupt Latency:** Time between interrupt occurs until ISR begin.

**Sequential INT:** if an INT occurs during executing ISR of another INT finishes the current ISR first even if it's lower priority.

**Nested INT:** The opposite of Sequential INT as it stops executing the current ISR and finishes the higher priority ISR then go back.


SGS



Date: \_\_\_\_\_

Subject: \_\_\_\_\_

Types of INTS: Asynchronous / HW INT: external  
Synchronous / Exceptions



Faults: — Writing to read-only memory segment.  
— Reading from an unavailable memory segment.  
• Detected before incrementing the PC.

Illegal Inst

Traps: — Cpu is programmed to automatically switch control to a debugger  
after it has executed an instruction. "Break point"  
• Activated after incrementing the PC.

Error Exceptions: — Divide by zero, Invalid operation, illegal memory reference