

Project Spring 2020



Project Proposal for Digital Logic Design

Project title:	UACRT Serial Communication (Universal Asynchronous correction Receiver/Transmitter)		
Students:	Name		Section
	1-Mostafa Ayman Fathy		6
	2-Yousra Hatem Mahmoud		6
	3- Mostafa Elsayed Elsayed Mohammed		5
	4- Mariam Maged Ezzat Elqenawy		5
	5-Mrmr Gamal Abdalaziz Kharoub		5
	6-Marwa Sherif Abd Eldayem		5
	7- Mohamed Alshahat Anwer Ebrahim		4
	8- Amany Sami Mohamed		2
Project Description	Name	email	
	Mostafa Ayman Fathy	mostafaaymen109@gmail.com	
	In our project we need to send data from one device to another with the smallest number of wires so we choose UART serial communication to use, but UART detect errors only in case one bit has changed and can't detect when 2 Bit have changed by parity and not correct it so we looked for ways to detect error and correct it, finally we choose hamming method to correct it. UART SERIAL DATA FLOW:-		
	Start Bit	Sto	op Bit
	UART DATA (9 Bit With parity) D1 D2 D3 D4 D5 D6 D7 D8 parity		
	UACRT DATA (11 Bit With parity)		
	D7 D6 D5 P4 D4 D3 D2 P3 D1 P2 P1 By replace UACRT DATA With UART DATA we can detect error and correct it (Detect any number of errors But correct it in one error case)		
	We can process this data throw this diagram:-		
		Binary to Asci	
	TX Counter data flow control Parralel to serial Asci to Binary		
	In Asci Block we save data with parity (11 Bit)		
Expected start date:	THU 5-3 (week 4)		
Expected completion date:	Sun 19-4 (weak 11)		