





Project Proposal for Digital Logic Design

Project title:	UACRT Serial Communication (Universal Asynchronous correction Receiver/Transmitter)																						
Students:	Name	Section																					
	1-Mostafa Ayman Fathy	6																					
	2-Yousra Hatem Mahmoud	6																					
	3- Mostafa Elsayed Elsayed Mohammed	5																					
	4- Mariam Maged Ezzat Elqenawy	5																					
	5-Mrmr Gamal Abdalaziz Kharoub	5																					
	6-Marwa Sherif Abd Eldayem	5																					
	7- Mohamed Alshahat Anwer Ebrahim	4																					
	8- Amany Sami Mohamed	2																					
Group Leader:	Name	email																					
	Mostafa Ayman Fathy	mostafaaymen109@gmail.com																					
Project Description :	<p>In our project we need to send data from one device to another with the smallest number of wires so we choose UART serial communication to use, but UART detect errors only in case one bit has changed and can't detect when 2 Bit have changed by parity and not correct it so we looked for ways to detect error and correct it, finally we choose hamming method to correct it.</p> <p>UART SERIAL DATA FLOW:-</p>  <p>UART DATA (9 Bit With parity)</p> <table border="1" data-bbox="331 1429 1497 1473"> <tr> <td>D1</td> <td>D2</td> <td>D3</td> <td>D4</td> <td>D5</td> <td>D6</td> <td>D7</td> <td>D8</td> <td>parity</td> </tr> </table> <p>UACRT DATA (11 Bit With parity)</p> <table border="1" data-bbox="331 1529 1497 1574"> <tr> <td>D7</td> <td>D6</td> <td>D5</td> <td>P4</td> <td>D4</td> <td>D3</td> <td>D2</td> <td>P3</td> <td>D1</td> <td>P2</td> <td>P1</td> </tr> </table> <p>By replace UACRT DATA With UART DATA we can detect error and correct it (Detect any number of errors But correct it in one error case)</p> <p>We can process this data throw this diagram:-</p>  <p>In Ascii Block we save data with parity (11 Bit)</p>			D1	D2	D3	D4	D5	D6	D7	D8	parity	D7	D6	D5	P4	D4	D3	D2	P3	D1	P2	P1
D1	D2	D3	D4	D5	D6	D7	D8	parity															
D7	D6	D5	P4	D4	D3	D2	P3	D1	P2	P1													
Expected start date:	THU 5-3 (week 4)																						
Expected completion date:	Sun 19-4 (weak 11)																						